

DATASHEET

GENERAL DESCRIPTION

The HC210C-R is a cost optimized sub-1 GHz RF receiver for the 300–348 MHz, 387–464 MHz, and 779–928 MHz frequency bands. The circuit is based on the popular CC1101 RF transceiver, and RF performance characteristics are identical. The HC210C-T transmitter together with the HC210C-R receiverenable a low-cost RF link.

The RF receiver is integrated with a highly configurable baseband demodulator. The modem supports various modulation formats and has a configurable data rate up to 600 kbps.

The HC210C-R provides extensive hardware support for packet handling, data buffering, and burst transmissions.

The main operating parameters and the 64-byte receive FIFO of HC210C-R can be controlled through a serial peripheral interface (SPI). In a typical system, the HC210C-R will be used together with a microcontroller and a few additional passive components.

KEY PRODUCT FEATURES

RF Performance


Receive Sensitivity Down to -116 dBm at 0.6 kbps Programmable Data Rate from 0.6 to 600 kbps Frequency Bands: 300-348 MHz, 387-464 MHz, and 779-928 MHz

2-FSK, 4-FSK, GFSK, MSK, and OOK Supported **Digital Features**

Flexible Support for Packet Oriented Systems On-chip Support for Sync Word Detection, Flexible Packet Length, and Automatic CRC Calculation

Low-Power Features

200-nA Sleep Mode Current Consumption Fast Startup Time; 240 μ s From Sleep to RX Mode 64-Byte RX FIFO



APPLICATIONS

- Ultra low-power wireless applications operating in the 315/433/868/915 MHz ISM/SRD bands
- Wireless Alarm and Security Systems
- Industrial Monitoring and Control
- Remote Controls
- ♦ Toys
- Home and building automation



DATASHEET

Table of Contents	Page
1 Absolute Maximum Ratings	5
2 Operating Conditions	
3 General Characteristics	
4 Electrical Specifications	
4.1 Current Consumption	
4.2 RF Receive Section 4.3 Crystal Oscillator	
4.5 Crystal Oscillator	
4.5 DC Characteristics	
4.5 Decentrationships and a second se	
5 Pin Configuration	
6 Circuit Description	
7 Application Circuit	
8 Configuration Overview	
9 Configuration Software	
10 4-wire Serial Configuration and Data Interface	
10.1 Chip Status Byte	
10.2 Register Access	
10.3 SPI Read	
10.4 Command Strobes	
11 Microcontroller Interface and Pin Configuration	
11.1 Configuration Interface 11.2 General Control and Status Pins	
12 Data Rate Programming	
13 Receiver Channel Filter Bandwidth	
14 Demodulator, Symbol Synchronizer, and Data Decision	
14.1 Frequency Offset Compensation	
14.2 Bit Synchronization	
14.3 Byte Synchronization	
15 Packet Handling Hardware Support	
15.1 Packet Format	
15.1.1 Arbitrary Length Field Configuration	
15.1.2 Packet Length > 255	
15.2 Packet Filtering	
15.2.1 Address Filtering	
15.2.2 Maximum Length Filtering	
15.2.3 CRC Filtering	
15.3 Packet Handling 15.4 Packet Handling in Firmware	
16 Modulation Formats	
16.1 Frequency Shift Keying	
16.2 Amplitude Modulation	
17 Received Signal Qualifiers and RSSI	
17.1 Sync Word Qualifier	
17.2 RSSI	
17.3 Carrier Sense (CS)	
17.3.1 CS Absolute Threshold	
17.3.2 CS Relative Threshold	
18 Radio Control	
18.1 Power-On Start-Up Sequence	
18.1.2 Manual Reset	
18.1.1 Automatic POR	
18.2 Crystal Control	
18.3 Voltage Regulator Control	
18.4 Receive Mode (RX)	
18.6 Timing	
18.6.2 Frequency Synthesizer Calibration Time	
19 RX FIFO	
20 Frequency Programming	
21 VCO	
21.1 VCO and PLL Self-Calibration	
22 Voltage Regulators	
23 General Purpose / Test Output Control Pins	
24 Asynchronous and Synchronous Serial Operation	
24.1 Asynchronous Serial Operation	40



24.2 Synchronous Serial Operation	40
25 System Considerations and Guidelines	40
25.1 SRD Regulations	40
25.2 Calibration in Multi-Channel Systems	41
26 Configuration Registers	
26.1 Configuration Register Details - Registers with preserved values in SLEEP state 0x00: IOCFG2 - C	3DO2 Output Pin
Configuration	46
26.2 Configuration Register Details - Registers that Loose Programming in SLEEP State	60
26.3 Status Register Details	61
27 Module Package OutlineDrawing	64
28 Recommended PCB Land Pattern	65
29 Tray Packaging,	65
30 Ordering Information:	66
31 Module Revisions:	66
32 Contact us:	67

Index of Figures

Page

	5 ~
Figure 1: Typical RX Current Consumption over Temperature and Input Power Level, 868/915 MHz, Sensitivity Optimized Setting	<u></u> g7
Figure 2: Typical Selectivity at 1.2 kBaud Data Rate, 868.3 MHz, GFSK, 5.2 kHz Deviation.	
Figure 3: Typical Selectivity at 38.4 kBaud Data Rate, 868 MHz, GFSK, 20 kHz Deviation.	.11
Figure 4: Typical Selectivity at 250 kBaud Data Rate, 868 MHz, GFSK,	
Figure 5: Typical Selectivity at 500 kBaud Data Rate, 868 MHz, GFSK,	.11
Figure 6: Pinout Top View	.13
Figure 7: HC210C-R Simplified Block Diagram	
Figure 8 Typical Application Schematic	
Figure 9: Simplified Radio Control State Diagram, with Typical Current Consumption at	
Figure 10: Configuration Registers Write and Read Operations	.18
Figure 11: SRES Command Strobe	
Figure 12: Register Access Types	
Figure 13: Packet Format	
Figure 14: Packet Length > 255	
Figure 15: Data Sent Over the Air (MDMCFG2.MOD_FORMAT=100)	
Figure 16: Typical RSSI Value vs. Input Power Level for Different Data Rates at 433 MHz	
Figure 17: Typical RSSI Value vs. Input Power Level for Different Data Rates at 868 MHz	
Figure 18: Complete Radio Control State Diagram	.32
Figure 19: Power-On Reset with SRES	
Figure 20: Power-On Reset	
Figure 21: Example of RX FIFO at Threshold	
Figure 22: Number of Bytes in RX FIFO vs.	
the GDO Signal	
Figure 23. Package Outline Drawing	.65

Index of Tables	Page
Table 1: Absolute Maximum Ratings	5
Table 1: Absolute Maximum Ratings Table 2: Operating Conditions	5
Table 3: General Characteristics	5
Table 4: Current Consumption	6
Table 5: RF Receive Section	8
Table 6: Typical Sensitivity over Temperature and Supply Voltage, 868 MHz, Sensitivity Optimized Setting	
Table 7: Typical Sensitivity over Temperature and Supply Voltage, 915 MHz, Sensitivity Optimized Setting	10
Table 8: Crystal Oscillator Parameters	12
Table 9: Frequency Synthesizer Parameters	
Table 10: DC Characteristics	13
Table 11: Power-On Reset Requirements	13
Table 12: Pinout Overview	14
Table 13. BOM of Typical Application	16
Table 14: SPI Interface Timing Requirements	19
Table 15: Status Byte Summary	20
Table 16: Data Rate Step Size (assuming a 26 MHz crystal)	22
Table 17: Channel Filter Bandwidths [kHz] (assuming a 26 MHz crystal)	
Table 18: Received Packet Status Byte 1 (first byte appended after the data)	24
Table 19: Received Packet Status Byte 2 (second byte appended after the data)	



HC210C-R DATASHEET

0x0B (maximum
43
44
45
66

Abbreviations

Abbreviations used in this data sheet are described below.

2-FSK	Binary Frequency Shift Keying	LSB	Least Significant Bit
4-FSK	Quaternary Frequency Shift Keying	MCU	Microcontroller Unit
ADC	Analog to Digital Converter	MSB	Most Significant Bit
AFC	Automatic Frequency Compensation	N/A	Not Applicable
AGC	Automatic Gain Control	NRZ	Non Return to Zero (Coding)
AMR	Automatic Meter Reading	OOK	On-Off Keying
BER	Bit Error Rate	PCB	Printed Circuit Board
BT	Bandwidth-Time product	PD	Power Down
CFR	Code of Federal Regulations	PER	Packet Error Rate
CRC	Cyclic Redundancy Check	PLL	Phase Locked Loop
CS	Carrier Sense	POR	Power-On Reset
DC	Direct Current	PTAT	Proportional To Absolute Temperature
DVGA	Digital Variable Gain Amplifier	QLP	Quad Leadless Package
ESR	Equivalent Series Resistance	QPSK	Quadrature Phase Shift Keying
FCC	Federal Communications Commission	RC	Resistor-Capacitor
FIFO	First-In-First-Out	RF	Radio Frequency
FS	Frequency Synthesizer	RSSI	Received Signal Strength Indicator
GFSK	Gaussian shaped Frequency Shift Keying	RX	Receive, Receive Mode
IF	Intermediate Frequency	SMD	Surface Mount Device
I/Q	In-Phase/Quadrature	SPI	Serial Peripheral Interface
ISM	Industrial, Scientific, Medical	SRD	Short Range Devices
LC	Inductor-Capacitor	VCO	Voltage Controlled Oscillator
LNA	Low Noise Amplifier	XOSC	Crystal Oscillator
LO	Local Oscillator	XTAL	Crystal



DATASHEET

Sub GHz FSK/OOK Receiver Module

1 Absolute Maximum Ratings

Under no circumstances must the absolute maximum ratings given in Table 1 be violated. Stress exceeding one or more of the limiting values may cause permanent damage to the device.

Table 1: Absolute Maximum Ratings

Parameter	Min	Max	Units	Condition
Supply voltage	-0.3	3.9	V	All supply pins must have the same voltage
Voltage on any digital pin	-0.3	VDD + 0.3, max 3.9	V	
Voltage on the pins RF_P, RF_N, DCOUPL, RBIAS	-0.3	2.0	V	
Voltage ramp-up rate		120	kV/µs	
Input RF level		+10	dBm	
Storage temperature range	-50	150	°C	
Solder reflow temperature		260	°C	According to IPC/JEDEC J-STD-020
ESD		750	V	According to JEDEC STD 22, method A114, Human Body Model (HBM)
ESD		400	V	According to JEDEC STD 22, C101C, Charged Device Model (CDM)



Caution! ESD sensitive device. Precaution should be used when handling the device in order to prevent permanent damage.

2 Operating Conditions

The operating conditions for *HC210C-R* are listed in Table 2 below.

Table 2: Operating Conditions

Parameter	Min	Max	Unit	Condition
Operating temperature	-40	85	°C	
Operating supply voltage	1.8	3.6	V	All supply pins must have the same voltage

3 General Characteristics

Table 3: General Characteristics

Parameter	Min	Max	Unit	Condition/Note
Frequency range	300	348	MHz	
	387	464	MHz	If using a 27 MHz crystal, the lower frequency limit for this band is 392 MHz
	779	928	MHz	
	0.6	500	kBaud	2-FSK
	0.6	250	kBaud	GFSK and OOK
Data rate				4-FSK (the data rate in kbps will be twice the baud rate)
	0.6	300	kBaud	Optional Manchester encoding (the data rate in kbps will the baud rate)

4 Electrical Specifications

4.1 Current Consumption


 $T_A = 25 \ ^{\circ}C$, VDD = 3.0 V if nothing else stated. All measurement results are obtained using [1] and [2]. Reduced current settings (MDMCFG2.DEM_DCFILT_OFF=1) gives a slightly lower current consumption at the cost of a reduction in sensitivity. See Table 5 for additional details on current consumption and sensitivity.

Table 4: Current Consumption


Parameter	Min	Тур	Max	Unit	Condition
Current consumption in		0.2	1	μA	Voltage regulator to digital part off, register values retained (SLEEP state). All GDO pins programmed to 0x2F (HW to 0)
power down modes		100		μA	Voltage regulator to digital part off, register values retained, XOSC running (SLEEP state with MCSM0.OSC_FORCE_ON
		165		μA	Voltage regulator to digital part on, all other modules in power down (XOFF state)
Current consumption		1.7		mA	Only voltage regulator to digital part and crystal oscillator running (IDLE state)
		8.4		mA	The current consumption for the intermediate states when going from IDLE to RX, including the calibration state
Current consumption,		15.4		mA	Receive mode, 1.2 kBaud, reduced current, input at sensitivity limit
315 MHz		14.4		mA	Receive mode, 1.2 kBaud, register settings optimized for reduced current, input well above sensitivity limit
		15.2		mA	Receive mode, 38.4 kBaud, register settings optimized for reduced current, input at sensitivity limit
		14.3		mA	Receive mode, 38.4 kBaud, register settings optimized for reduced current, input well above sensitivity limit
		16.5		mA	Receive mode, 250 kBaud, register settings optimized for reduced current, input at sensitivity limit
		15.1		mA	Receive mode, 250 kBaud, register settings optimized for reduced current, input well above sensitivity limit
Current consumption,		16.0		mA	Receive mode, 1.2 kBaud, register settings optimized for reduced current, input at sensitivity limit
433 MHz		15.0		mA	Receive mode, 1.2 kBaud, register settings optimized for reduced current, input well above sensitivity limit
		15.7		mA	Receive mode, 38.4 kBaud, register settings optimized for reduced current, input at sensitivity limit
		15.0		mA	Receive mode, 38.4 kBaud, register settings optimized for reduced current, input well above sensitivity limit
		17.1		mA	Receive mode, 250 kBaud, register settings optimized for reduced current, input at sensitivity limit
		15.7		mA	Receive mode, 250 kBaud, register settings optimized for reduced current, input well above sensitivity limit




Parameter	Min	Тур	Ма	Uni	Condition
Current consumption, 868/915 MHz		15.7		mA	Receive mode, 1.2 kBaud, register settings optimized for reduced current, input at sensitivity limit. See Figure 1 for current consumption with register settings optimized for sensitivity.
		14.7		mA	Receive mode, 1.2 kBaud, register settings optimized for reduced current, input well above sensitivity limit. See Figure 1 for current consumption with register settings optimized for sensitivity.
		15.6		mA	Receive mode, 38.4 kBaud, register settings optimized for reduced current, input at sensitivity limit. See Figure 1 for current consumption with register settings optimized for sensitivity.
		14.6		mA	Receive mode, 38.4 kBaud, register settings optimized for reduced current, input well above sensitivity limit. See Figure 1 for current consumption with register settings optimized for
		16.9		mA	Receive mode, 250 kBaud, register settings optimized for reduced current, input at sensitivity limit. See Figure 1 for current consumption with register settings optimized for sensitivity.
		15.6		mA	Receive mode, 250 kBaud, register settings optimized for reduced current, input well above sensitivity limit. See Figure 1 for current consumption with register settings optimized for sensitivity.











250 kBaud GFSK

Figure 1: Typical RX Current Consumption over Temperature and Input Power Level, 868/915 MHz, Sensitivity Optimized Setting

HC210C-R

DATASH



4.2 RF Receive Section

 T_{A} = 25 $\,^\circ\!\mathrm{C}$, VDD = 3.0 V if nothing else stated. All measurement results are obtained using [1] and [2].

Table 5: RF Receive Section

Parameter	Min	Тур	Max	Unit	Condition/Note		
Digital channel filter bandwidth	58		812	kHz	User programmable. The bandwidth limits are proportional to crystal frequency (given values assume a 26.0 MHz crystal)		
Spurious emissions		-68	-57	dBm	25 MHz - 1 GHz (Maximum figure is the ETSI EN 300 220 V2.3.1 limit)		
		-66	-47	dBm	Above 1 GHz (Maximum figure is the ETSI EN 300 220 V2.3.1 limit)		
					Typical radiated spurious emission is -49 dBm measured at the VCO frequency		
RX latency		9		bit	Serial operation. Time from start of reception until data is available on the receiver data output pin is equal to 9 bit		
315 MHz							
1.2 kBaud data r (2-FSK, 1% packe	a te, sei et error	n sitivity o rate, 20 b	ptimize ytes pac	ed, MDMC cket leng	CFG2.DEM_DCFILT_OFF=0 th, 5.2 kHz deviation, 58 kHz digital channel filter bandwidth)		
Receiver sensitivity		-111		dBm	Sensitivity can be traded for current consumption by setting MDMCFG2.DEM_DCFILT_OFF=1. The typical current consumption is then reduced from 17.2 mA to 15.4 mA at the sensitivity limit. The sensitivity is typically reduced to -109 dBm		
433 MHz							
0.6 kBaud data rate, sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (GFSK, 1% packet error rate, 20 bytes packet length, 14.3 kHz deviation, 58 kHz digital channel filter bandwidth)							
Receiver sensitivity		-116		dBm			
1.2 kBaud data r (GFSK, 1% packe	ate, ser et error	n sitivity o rate, 20 by	p timize /tes pac	ed, MDMC ket leng	CFG2.DEM_DCFILT_OFF=0 th, 5.2 kHZ deviation, 58 kHz digital channel filter bandwidth)		
Receiver sensitivity		-112		dBm	Sensitivity can be traded for current consumption by setting $MDMCFG2.DEM_DCFILT_OFF=1$. The typical current consumption is then reduced from 18.0 mA to 16.0 mA at the sensitivity limit. The sensitivity is typically reduced to -110 dBm		
38.4 kBaud data (GFSK, 1% packe	38.4 kBaud data rate, sensitivity optimized, MDMCFG2 . DEM_DCFILT_OFF=0 (GFSK, 1% packet error rate, 20 bytes packet length, 20 kHz deviation, 100 kHz digital channel filter bandwidth)						
Receiver sensitivity		-104		dBm			
250 kBaud data (GFSK, 1% packe	rate, se et error	nsitivity o rate, 20 by	o ptimiz /tes pac	ed, мом ket leng	CFG2.DEM_DCFILT_OFF=0 th, 127 kHz deviation, 540 kHz digital channel filter bandwidth)		
Receiver sensitivity		-95		dBm			



Parameter	Min	Тур	Max	Unit	Condition/Note
868/915 MHz					
1.2 kBaud data rate, sen (GFSK, 1% packet error ra	sitivity ate, 20	o ptimize bytes pac	ed, MDM cket leng	CFG2.1 gth, 5.2	DEM_DCFILT_OFF=0 kHz deviation, 58 kHz digital channel filter bandwidth)
Receiver sensitivity		-112		dBm	Sensitivity can be traded for current consumption by setting MDMCFG2.DEM_DCFILT_OFF=1. The typical current consumption is then reduced from 17.7 mA to 15.7 mA at sensitivity limit. The sensitivity is typically reduced to
Saturation		-14		dBm	FIFOTHR.CLOSE_IN_RX=0. See more in DN010 [5]
Adjacent channel rejection ±100 kHz offset		37		dB	Desired channel 3 dB above the sensitivity limit. 100 kHz channel spacing See Figure 2 for selectivity performance at other offset frequencies
Image channel rejection		31		dB	IF frequency 152 kHz Desired channel 3 dB above the sensitivity limit
Blocking ±2 MHz offset ±10 MHz offset		-50 -40		dBm dBm	Desired channel 3 dB above the sensitivity limit See Figure 2 for blocking performance at other offset frequencies
38.4 kBaud data rate, se (GFSK, 1% packet error ra	nsitivit ate, 20	y optimi z bytes pao	zed, MD cket leng	MCFG2 gth, 20	.DEM_DCFILT_OFF=0 kHz deviation, 100 kHz digital channel filter bandwidth)
Receiver sensitivity		-104		dBm	Sensitivity can be traded for current consumption by setting MDMCFG2.DEM_DCFILT_OFF=1. The typical current consumption is then reduced from 17.7 mA to 15.6 mA at the sensitivity limit. The sensitivity is typically
Saturation		-16		dBm	FIFOTHR.CLOSE_IN_RX=0. See more in DN010 [5]
Adjacent channel -200 kHz offset +200 kHz offset		12 25		dB dB	Desired channel 3 dB above the sensitivity limit. 200 kHz channel spacing See Figure 3 for blocking performance at other offset frequencies
Image channel rejection		23		dB	IF frequency 152 kHz Desired channel 3 dB above the sensitivity limit
Blocking ±2 MHz offset ±10 MHz offset		-50 -40		dBm dBm	Desired channel 3 dB above the sensitivity limit See Figure 3 for blocking performance at other offset frequencies
250 kBaud data rate, ser (GFSK, 1% packet error ra					DEM_DCFILT_OFF=0 7 kHz deviation, 540 kHz digital channel filter bandwidth)
Receiver sensitivity		-95		dBm	Sensitivity can be traded for current consumption by setting MDMCFG2.DEM_DCFILT_OFF=1. The typical current consumption is then reduced from 18.9 mA to 16.9 mA at the sensitivity limit. The sensitivity is typically
Saturation		-17		dBm	FIFOTHR.CLOSE_IN_RX=0. See more in DN010 [5]
Adjacent channel rejection		25		dB	Desired channel 3 dB above the sensitivity limit. 750 kHz channel spacing See Figure 4 for blocking performance at other offset frequencies
Image channel rejection		14		dB	IF frequency 304 kHz Desired channel 3 dB above the sensitivity limit
Blocking ±2 MHz offset ±10 MHz offset		-50 -40		dBm dBm	Desired channel 3 dB above the sensitivity limit See Figure 4 for blocking performance at other offset frequencies



HC210C-R DATASHEET

Parameter	Min	Тур	Max	Unit	Condition/Note		
4-FSK, 125 kBaud data rate (250 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (1% packet error rate, 20 bytes packet length, 127 kHz deviation, 406 kHz digital channel filter bandwidth) Receiver sensitivity -96 dBm 4-FSK, 250 kBaud data rate (500 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0							
Receiver sensitivity		-96		dBm			
Receiver sensitivity		-91		dBm			
Receiver sensitivity -91 dBm 4-FSK, 300 kBaud data rate (600 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (1% packet error rate, 20 bytes packet length, 228 kHz deviation, 812 kHz digital channel filter bandwidth)							
Receiver sensitivity		-89		dBm			

 Table 6: Typical Sensitivity over Temperature and Supply Voltage, 868 MHz, Sensitivity Optimized

 Setting

	Supply Voltage VDD = 1.8 V			Supply Voltage VDD			Supply Voltage VDD = 3.6 V		
Temperature [°C]	-40	25	85	-40	25	85	-40	25	85
Sensitivity [dBm] 1.2 kBaud	–113	-112	-110	-113	-112	-110	-113	-112	-110
Sensitivity [dBm] 38.4 kBaud	-105	-104	-102	-105	-104	-102	-105	-104	-102
Sensitivity [dBm] 250 kBaud	-97	-96	-92	-97	-95	-92	-97	-94	-92
Sensitivity [dBm] 500 kBaud	-91	-90	-86	-91	-90	-86	-91	-90	-86

Table 7: Typical Sensitivity over Temperature and Supply Voltage, 915 MHz, Sensitivity Optimized Setting

	Supply Voltage VDD			Supply Voltage VDD = 3.0 V			Supply Voltage VDD = 3.6 V		
Temperature [°C]	-40	25	85	-40	25	85	-40	25	85
Sensitivity [dBm] 1.2 kBaud	-113	-112	-110	-113	-112	-110	-113	-112	-110
Sensitivity [dBm] 38.4 kBaud	-105	-104	-102	-104	-104	-102	-105	-104	-102
Sensitivity [dBm] 250 kBaud	-97	-94	-92	-97	-95	-92	-97	-95	-92
Sensitivity [dBm] 500 kBaud	-91	-89	-86	-91	-90	-86	-91	-89	-86




Figure 2: Typical Selectivity at 1.2 kBaud Data Rate, 868.3 MHz, GFSK, 5.2 kHz Deviation. IF Frequency is 152.3 kHz and the Digital Channel Filter Bandwidth is 58 kHz






Figure 3: Typical Selectivity at 38.4 kBaud Data Rate, 868 MHz, GFSK, 20 kHz Deviation. **IF Frequency is 152.3 kHz and the Digital Channel Filter Bandwidth is 100 kHz**




Figure 4: Typical Selectivity at 250 kBaud Data Rate, 868 MHz, GFSK, **IF Frequency is 304 kHz and the Digital Channel Filter Bandwidth is 540 kHz**




Figure 5: Typical Selectivity at 500 kBaud Data Rate, 868 MHz, GFSK, IF Frequency is 355 kHz and the Digital Channel Filter Bandwidth is 812 kHz

HC210C-R

DATA



4.3 Crystal Oscillator

 T_A = 25 °C, VDD = 3.0 V if nothing else is stated. All measurement results obtained using [1] and [2].

Parameter	Min	Тур	Max	Unit	Condition/Note
Crystal frequenc y	26	26	27	MHz	For compliance with modulation bandwidth requirements under EN 300 220 V2.3.1 in the 863 to 870 MHz frequency range it is recommended to use a 26 MHz crystal for frequencies below 869 MHz and a 27 MHz crystal for frequencies above 869 MHz
Tolerance		±40		ppm	This is the total tolerance including a) initial tolerance, b) crystal loading, c) aging, and d) temperature dependence. The acceptable crystal tolerance depends on RF frequency and
Load capacitanc	10	13	20	pF	Simulated over operating conditions
ESR			100	Ω	
Start-up time		150		μs	This parameter is to a large degree crystal dependent. Measured on [1] and [2] using crystal AT-41CD2 from NDK

Table 8: Crystal Oscillator Parameters

4.4 Frequency Synthesizer Characteristics

 $T_A = 25 \ ^{\circ}C$, VDD = 3.0 V if nothing else is stated. All measurement results are obtained using [1] and [2]. Min figures are given using a 27 MHz crystal. Typ. and max figures are given using a 26 MHz crystal

Parameter	Min	Тур	Max	Unit	Condition/Note			
Programmed frequency resolution	397	Fxosc/216	412	Hz	26 - 27 MHz crystal. The resolution (in Hz) is equ for all frequency bands			
Synthesizer frequency tolerance		±40		ppm	Given by crystal used. Required accuracy (including temperature and aging) depends on frequency band and channel bandwidth / spacing			
RF carrier phase noise		-92		dBc/Hz	@ 50 kHz offset from carrier			
RF carrier phase noise		-92		dBc/Hz	@ 100 kHz offset from carrier			
RF carrier phase noise		-92		dBc/Hz	@ 200 kHz offset from carrier			
RF carrier phase noise		-98		dBc/Hz	@ 500 kHz offset from carrier			
RF carrier phase noise		-107		dBc/Hz	@ 1 MHz offset from carrier			
RF carrier phase noise		-113		dBc/Hz	@ 2 MHz offset from carrier			
RF carrier phase noise		-119		dBc/Hz	@ 5 MHz offset from carrier			
RF carrier phase noise		-129		dBc/Hz	@ 10 MHz offset from carrier			
PLL turn-on time (See Table 26)	72	75	75	μs	Time from leaving the IDLE state until arriving in the RX state, when not performing calibration. Crystal oscillator running.			
PLL calibration time (See Table 27)	685	712	724	μs	Calibration can be initiated manually or automatically before entering or after leaving RX			





4.5 DC Characteristics

 $T_A = 25 C$ if nothing else stated.

Table 10: DC Characteristics

Digital Inputs/Outputs	Min	Мах	Uni	Condition
Logic "0" input voltage	0	0.7	V	
Logic "1" input voltage	VDD – 0.7	VDD	V	
Logic "0" output voltage	0	0.5	V	For up to 4 mA output current
Logic "1" output voltage	VDD – 0.3	VDD	V	For up to 4 mA output current
Logic "0" input current	N/A	-50	n	Input equals 0 V
Logic "1" input current	N/A	50	n	Input equals VDD

4.6 Power-On Reset

For proper Power-On-Reset functionality the power supply should comply with the requirements in Table 11 below. Otherwise, the chip should be assumed to have unknown state until transmitting an SRES strobe over the SPI interface. See Section 18.1 on page 36 for further details.

Table 11: Power-On Reset Requirements

Parameter	Min	Тур	Мах	Unit	Condition/Note
Power-up ramp-up time			5	ms	From 0V until reaching 1.8V
Power off time	1			ms	Minimum time between power-on and power-off

5 Pin Configuration

The **HC210C-R** pin-out is shown in Figure 6 and Table 12. See Section 23 for details on the I/O configuration.




Figure 6: Pinout Top View

Note: The exposed die attach pad **must** be connected to a solid ground plane as this is the main ground connection for the chip



Table 12: Pinout Overview

Pin #	Pin Name	Pin type	Description
1	SI	Digital Input	SPI Data input.
2	SCLK	Digital Input	Serial configuration interface, clock input
3	SO	Digital Output	Serial configuration interface, data output Optional general output pin when CSn is high
4	GDO02	Digital Output	Digital output pin for general use: • Test signals • FIFO status signals • Clock output, down-divided from XOSC • Serial output RX data
5	GDO0	Digital Output	Digital output pin for general use: • Test signals • FIFO status signals • Clock output, down-divided from XOSC • Serial output RX data
6	SCN	Digital Input	Serial configuration interface, chip select.
7	GND	Ground	Module ground.
8	VCC	Power supply+	1.8-3.6V power supply for module
9,10,11	GND	Ground	Module ground.
12	ANT	Digital Input	Module Antenna terminal, Default terminal



6 Circuit Description




Figure 7: HC21QC-R Simplified Block Diagram

A simplified block diagram of *HC210C-R* is shown in Figure 7.

HC210C-R features a low-IF receiver. The received RF signal is amplified by the low-noise amplifier (LNA) and down-converted in quadrature (I and Q) to the intermediate frequency (IF). At IF, the I/Q signals are digitised by the ADCs. Automatic gain control (AGC), fine channel filtering, demodulation, and bit/packet synchronization are performed digitally.

The frequency synthesizer includes a completely on-chip LC VCO and a 90 degree phase shifter for generating the I and Q LO signals to the down-conversion mixers in receive mode.

A crystal is to be connected to XOSC_Q1 and XOSC_Q2. The crystal oscillator generates the reference frequency for the synthesizer, as well as clocks for the ADC and the digital part.

A 4-wire SPI serial interface is used for configuration and data buffer access.

The digital baseband includes support for channel configuration, packet handling, and data buffering.



HC210C-R

Sub GHz FSK/OOK Receiver Module

DATASHEET

7 Application Circuit




Figure 8 Typical Application Schematic

Table 13. BOM of Typical Application

Designator	Descriptions	Manufacturer
M1	Module HC210C-R 18.58*12.1*2mm RoHS	LJ ELECTRONICS
U1	IC 8 BIT MCU STM8S003F3 SSOP20 RoHS	MICROICHIP
U2	IC LDO XC6206P33PR 3.3V SOT-23 RoHS	TOREX
L1	Thick film resistor0R 5% 1/16W 0402 RoHS	ROHM
C1	CAP CER 0402 DO NOT FIT	
C2	CAP CER 0402 DO NOT FIT	
C3	CAP CER 0.1uF/25V 20% X7R 0402 RoHS	MURATA
C4	CAP CER 0.1uF/25V 20% X7R 0402 RoHS	MURATA
C5	CAP CER 10uF/16V 20% X5R 0402 RoHS	MURATA
C6	CAP CER 0.1uF/25V 20% X7R 0402 RoHS	MURATA
C7	CAP CER 47uF/16V 20% X5R 1206 RoHS	MURATA
C8	CAP CER 0.1uF/25V 20% X7R 0402 RoHS	MURATA



8 Configuration Overview

HC210C-R can be configured to achieve optimum performance for many different applications. Configuration is done using the SPI interface. See Section 10 for more description of the SPI interface. The following key parameters can be programmed:

- Power-down / power up mode
- Crystal oscillator power-up / power-down
- Receive mode
- Carrier Frequency / RF channel Data
- rate
- Modulation format

- RX channel filter bandwidth
- Data buffering with the 64-byte RX FIFO Packet
 radio hardware support

Details of each configuration register can be found in Section 26 starting on page 45.

Figure 12 shows a simplified state diagram that explains the main **HC210C-R** states together with typical usage and current consumption. For detailed information on controlling the **HC210C-R** state machine, and a complete state diagram, see Section 18, starting on page 35.




Figure 9: Simplified Radio Control State Diagram, with Typical Current Consumption at 1.2 kBaud Data Rate and MDMCFG2.DEM_DCFILT_OFF=1 (current optimized). Frequency Band = 868 MHz

DATASHEE



9 Configuration Software

HC210C-R can be configured using the SmartRF[™] Studio software [4]. The SmartRF Studio software is highly recommended for obtaining optimum register settings, and for evaluating performance and functionality. After chip reset, all the registers have default values as shown in the tables in Section 26. The optimum register setting might differ from the default value. After a reset all registers that shall be different from the default value therefore needs to be programmed through the SPI interface.

HC210C

DA

10 4-wire Serial Configuration and Data Interface

HC210C-R is configured via a simple 4-wire SPIcompatible interface (SI, SO, SCLK and CSn) where **HC210C-R** is the slave. This interface is also used to read buffered data. All transfers on the SPI interface are done most significant bit first.

All transactions on the SPI interface start with a header byte containing a R/W bit, a burst access bit (B), and a 6-bit address ($A_5 - A_0$).

The CSn pin must be kept low during transfers on the SPI bus. If CSn goes high during the transfer of a header byte or during read/write from/to a register, the transfer will be cancelled. The timing for the address and data transfer on the SPI interface is shown in Figure 13 with reference to Table 15.

When CSn is pulled low, the MCU must wait until **HC210C-R** SO pin goes low before starting to transfer the header byte. This indicates that the crystal is running. Unless the chip was in the SLEEP or XOFF states, the SO pin will always go low immediately after taking CSn low.




Figure 10: Configuration Registers Write and Read Operations

Table 14: SPI Interface Timing Requirements

Parameter	Description		Min	Max	Units
f _{sclk}	SCLK frequency 100 ns delay inserted between address byte and data byte (sing between address and data, and between each data byte (burst a	-	10	MHz	
	SCLK frequency, single access. No delay between address and	-	9		
	SCLK frequency, burst access. No delay between address ar between data bytes	-	6.5		
t _{sp,pd}	CSn low to positive edge on SCLK, in power-down mode	150	-	μs	
t _{sp}	CSn low to positive edge on SCLK, in active mode	20	-	ns	
t _{ch}	Clock high	50	-	ns	
t _{cl}	Clock low		50	-	ns
t _{rise}	Clock rise time		-	40	ns
t _{fall}	Clock fall time		-	40	ns
t _{sd}	Setup data (negative SCLK edge) to positive edge on SCLK	Single access	55	-	ns
	$(t_{sd} applies between address and data bytes, and between data bytes)$	Burst access	76	-	
t _{hd}	Hold data after positive edge on SCLK	20	-	ns	
t _{ns}	Negative edge on SCLK to CSn high.		20	-	ns

Note: The minimum $t_{sp,pd}$ figure in Table 15 can be used in cases where the user does not read the CHIP_RDYn signal. CSn low to positive edge on SCLK when the chip is woken from power- down depends on the start-up time of the crystal being used. The 150 µs in Table 15 is the crystal oscillator start-up time measured on [1] and [2] using crystal AT-41CD2 from NDK.

10.1 Chip Status Byte

When the header byte, data byte, or command strobe is sent on the SPI interface, the chip status byte is sent by the **HC210C-R** on the SO pin. The status byte contains key status signals, useful for the MCU. The first bit, s7, is the CHIP_RDYn signal and this signal must go low before the first positive edge of SCLK. The CHIP_RDYn signal indicates that the crystal is running.

Bits 6, 5, and 4 comprise the STATE value. This value reflects the state of the chip. The XOSC and power to the digital core are on in the IDLE state, but all other modules are in power down. The frequency and channel configuration should only be updated when the chip is in this state.

The last four bits (3:0) in the status byte contains FIFO_BYTES_AVAILABLE. For these bits to give any valid information, the R/W bit in the header byte must be set to 1. The FIFO_BYTES_AVAILABLE field will then contain the number of bytes that can be read from the RX_FIFO. When FIFO_BYTES_AVAILABLE=15, 15 or more bytes can be read. The RX_FIFO should not be emptied before the complete packet has been received (see the HC210C-R Errata Notes [3] for more details).

Table 16 gives a status byte summary.

Table 15: Status Byte Summary

Bits	Name	Descr	Description		
7	CHIP_RDYn		Stays high until power and crystal have stabilized. Should always be low when using the SPI interface.		
6:4	STATE[2:0]	Indicat	es the current main sta	te machine mode	
		Value	State	Description	
		000	IDLE	IDLE state (Also reported for some transitional states instead of SETTLING or	
		001	RX	Receive mode	
		010	Reserved		
		011	Reserved		
		100	CALIBRATE	Frequency synthesizer calibration is running	
		101	SETTLING	PLL is settling	
		110	RXFIFO_OVERFLO W	RX FIFO has overflowed. Read out any useful data, then flush the FIFO with SFRX	
		111	Reserved		
3:0	FIFO_BYTES_AVAILABLE[3:	The nu	The number of bytes available in the RX FIFO		

10.2 Register Access

The configuration registers on the *HC210C-R* are located on SPI addresses from 0x00 to 0x2E. Table 31 on page 46 lists all configuration registers. It is highly recommended to use SmartRF Studio [4] to generate optimum register settings. The detailed description of each register is found in Section 26.1 and Section 26.2, starting on page 49. All configuration registers can be both written to and read. The R/W bit controls if the register should be written to or read. When writing to registers, the status byte is sent on the SO pin each time a header byte or data byte is transmitted on the SI pin. When reading from registers, the status byte is sent on the SO pin each time a header byte is transmitted on the SI pin.

10.3 SPI Read

When reading register fields over the SPI interface while the register fields are updated by the radio hardware (e.g. MARCSTATE or RXBYTES), there is a small, but finite, probability that a single read from the register

10.4 Command Strobes

Command Strobes may be viewed as single byte instructions to **HC210C-R**. By addressing a command strobe register, internal sequences will be started. These commands are used to disable the crystal oscillator, enable receive mode, enable calibration etc. The 8 command Registers with consecutive addresses can be accessed in an efficient way by setting the burst bit (B) in the header byte. The address bits ($A_5 - A_0$) set the start address in an internal address counter. This counter is incremented by one each new byte (every 8 clock pulses). The burst access is either a read or a write access and must be terminated by setting CSn high.

For register addresses in the range 0x30 - 0x3D, the burst bit is used to select between status registers when burst bit is one, and command strobes when burst bit is zero. See more in Section 10.3 below. Because of this, burst access is not available for status registers and they must be accessed one at a time. The status registers can only be read.

is being corrupt. As an example, the probability of any single read from RXBYTES being corrupt, assuming the maximum data rate is used, is approximately 80 ppm. Refer to the **IC210C-R** Errata Notes [3] for more details.

strobes are listed in Table 30 on page 45.



Note: An SIDLE strobe will clear all pending command strobes until IDLE state is reached. This means that if for example an SIDLE strobe is issued while the radio is in RX state, any other command strobes issued before the radio reaches IDLE state will be ignored.

The command strobe registers are accessed by transferring a single header byte (no data is being transferred). That is, only the R/W bit, the burst access bit (set to 0), and the six address bits (in the range 0x30 through 0x3D)

are written. The R/W bit should be set to one if the FIFO_BYTES_AVAILABLE field in the status byte should be interpreted.

ΠΔ

HC210C

When writing command strobes, the status byte is sent on the SO pin.

A command strobe may be followed by any other SPI access without pulling CSn high. However, if an SRES strobe is being issued, one will have to wait for SO to go low again before the next header byte can be issued as shown in Figure 14. The command strobes are executed immediately, with the exception of the SPWD and the SXOFF strobes, which are executed when CSn goes high.




Figure 11: SRES Command Strobe

10.5 RX FIFO Access

The 64-byte RX FIFO is accessed through the 0x3F address. The RX FIFO is write-only and the R/W bit should therefore be one.

The burst bit is used to determine if the RX FIFO access is a single byte access or a burst access. The single byte access method expects a header byte with the burst bit set to zero and one data byte. After the data byte, a new header byte is expected; hence, CSn can remain low. The burst access method expects one header byte and then consecutive data bytes until terminating the access by setting CSn high. The following header bytes access the RX FIFO:

- OxBF: Single byte access to RX FIFO
- 0xFF: Burst access to RX FIFO

The RX FIFO may be flushed by issuing a SFRX command strobe. A SFRX command strobe can only be issued in the IDLE, or RXFIFO_OVERFLOW states. The RX FIFO is flushed when going to the SLEEP state.

Figure 15 gives a brief overview of different register access types possible.




Figure 12: Register Access Types



11 Microcontroller Interface and Pin Configuration

In a typical system, *HC210C-R* will interface to a microcontroller. This microcontroller must be able to:

• Program *HC210C-R* into different modes

11.1 Configuration Interface

The microcontroller uses four I/O pins for the SPI configuration interface (SI, SO, SCLK and

11.2 General Control and Status Pins

The **HC210C-R** has two dedicated configurable pins (GDO0 and GDO2) and one shared pin (GDO1) that can output internal status information useful for control software. These pins can be used to generate interrupts on the MCU. See Section 23 on page 41 for more details on the signals that can be programmed.

12 Data Rate Programming

The data rate expected in receive mode is programmed by the MDMCFG3.DRATE_M and the MDMCFG4.DRATE_E configuration registers. The data rate is given by the formula below. As the formula shows, the programmed data rate depends on the crystal frequency.

$$R_{DATA} = \frac{(256 + DRATE _M) \cdot 2^{DRATE_E}}{2^{28}} \cdot f_{XOSC}$$

The following approach can be used to find suitable values for a given data rate:

 $DRATE_E = log_2\left(\frac{R_{DATA} \cdot 2^{20}}{f_{xosc}}\right)$

$$DRATE_M = \frac{R_{DATA} \cdot 2^{20}}{f_{XOSC} \cdot 2^{DRATE_E}} - 256$$

If DRATE_M is rounded to the nearest integer and becomes 256, increment DRATE_E and use DRATE M = 0.

13 Receiver Channel Filter Bandwidth

In order to meet different channel width requirements, the receiver channel filter is programmable. The MDMCFG4.CHANBW_E and MDMCFG4.CHANBW_M configuration registers control the receiver channel filter bandwidth,

- Read buffered data
- Read back status information via the 4-wire SPIbus configuration interface (SI, SO, SCLK and CSn)

CSn). The SPI is described in Section 10 on page 21.

GDO1 is shared with the SO pin in the SPI interface. The default setting for GDO1/SO is 3-state output. By selecting any other of the programming options, the GDO1/SO pin will become a generic pin. When CSn is low, the pin will always function as a normal SO pin.

The data rate can be set from 0.6 kBaud to 500 kBaud with the minimum step size according to Table 17 below. See Table 3 for the minimum and maximum data rates for the different modulation formats.

Table 16: Data Rate Step Size (assuming a 26MHz crystal)

	Min Data Rate	Typical Data Rate	Max Data Rate	Data rate Step
	0.6	1.0	0.79	0.0015
	0.79	1.2	1.58	0.0031
	1.59	2.4	3.17	0.0062
e	3.17	4.8	6.33	0.0124
	6.35	9.6	12.7	0.0248
	12.7	19.6	25.3	0.0496
	25.4	38.4	50.7	0.0992
	50.8	76.8	101.4	0.1984
	101.6	153.6	202.8	0.3967
	203.1	250	405.5	0.7935
	406.3	500	500	1.5869

which scales with the crystal oscillator frequency. The following formula gives the relation between the register settings and the channel filter bandwidth:



 $BW_{channel} = \frac{f_{XOSC}}{8 \cdot (4 + CHANBW_M) \ 2^{CHANBW_E}}$

Table 18 lists the channel filter bandwidths supported by the *HC210C-R*.

Table 17: Channel Filter Bandwidths [kHz](assuming a 26 MHz crystal)

MDMCFG4.	MDMCFG4.CHANBW_			
CHANBW_	00	01	10	11
00	812	406	203	102
01	650	325	162	81
10	541	270	135	68
11	464	232	116	58

For best performance, the channel filter bandwidth should be selected so that the signal bandwidth occupies at most 80% of the channel filter bandwidth. The channel centre tolerance due to crystal inaccuracy should also be subtracted from the channel filter

14 Demodulator, Symbol Synchronizer, and Data Decision

HC210C-R contains an advanced and highly configurable demodulator. Channel filtering and frequency offset compensation is performed digitally. To generate the RSSI level

14.1 Frequency Offset Compensation

The **HC210C-R** has a very fine frequency resolution (see Table 9). This feature can be used to compensate for frequency offset and drift.

When using 2-FSK, GFSK, or 4-FSK modulation, the demodulator will compensate for the offset between the transmitter and receiver frequency within certain limits, by estimating the centre of the received data. The frequency offset compensation configuration is controlled from the FOCCFG register. By compensating for a large frequency offset between the transmitter and the receiver, the sensitivity can be improved, see DN005 [9].

The tracking range of the algorithm is selectable as fractions of the channel bandwidth with the FOCCFG.FOC LIMIT configuration register.

If the FOCCFG.FOC_BS_CS_GATE bit is set, the offset compensator will freeze until carrier sense asserts. This may be useful when the radio is in RX for long periods with no traffic,

bandwidth. The following example illustrates this:

DAT

HC210C-R

With the channel filter bandwidth set to 500 kHz, the signal should stay within 80% of

500 kHz, which is 400 kHz. Assuming 915 MHz frequency and ± 20 ppm frequency uncertainty for both the transmitting device and the receiving device, the total frequency uncertainty is ± 40 ppm of 915 MHz, which is

 ± 37 kHz. If the whole transmitted signal bandwidth is to be received within 400 kHz, the transmitted signal bandwidth should be maximum 400 kHz - 2.37 kHz, which is 326 kHz.

By compensating for a frequency offset between the transmitter and the receiver, the filter bandwidth can be reduced and the sensitivity can be improved, see more in DN005 [9] and in Section 14.1.

(see Section 17.2 for more information), the signal level in the channel is estimated. Data filtering is also included for enhanced performance.

since the algorithm may drift to the boundaries when trying to track noise.

The tracking loop has two gain factors, which affects the settling time and noise sensitivity of the algorithm. FOCCFG.FOC_PRE_K sets the gain before the sync word is detected, and FOCCFG.FOC_POST_K selects the gain after the sync word has been found.

Note: Frequency offset compensation is not supported for OOK modulation

The estimated frequency offset value is available in the FREQEST status register. This can be used for permanent frequency offset compensation. By writing the value from FREQEST into FSCTRLO.FREQOFF, the

frequency synthesizer will automatically be adjusted according to the estimated frequency offset. More details regarding this permanent frequency compensation algorithm can be found in DN015 [6].



14.2 Bit Synchronization

The bit synchronization algorithm extracts the clock from the incoming symbols. The algorithm requires that the expected data rate is programmed as described in Section 12 on

14.3 Byte Synchronization

Byte synchronization is achieved by a continuous sync word search. The sync word is a 16 bit configurable field (can be repeated to get a 32 bit) that must be inserted at the start of the packet by the transmitter (for example the **IIC210C-T**, **CC110L**, or **CC110T**). The MSB in the sync word must be transmitted first. The demodulator uses this field to find the byte boundaries in the stream of bits. The sync word will also function as a system identifier, since only packets with the correct predefined

15 Packet Handling Hardware Support

The **HC210C-R** has built-in hardware support for packet oriented radio protocols and the packet handler can be configured to implement the following (if enabled):

- Preamble detection
- Sync word detection
- CRC computation and CRC check One
- byte address check
- Packet length check (length byte checked against a programmable maximum length)

Optionally, two status bytes (see Table 19 and Table 20) with RSSI value and CRC status can be appended in the RX FIFO.

page 25. Re-synchronization is performed continuously to adjust for error in the incoming symbol rate.

sync word will be received if the sync word detection is enabled in register MDMCFG2 (see Section 17.1). The sync word detector correlates against the user-configured 16 or 32 bit sync word. The correlation threshold can be set to 15/16, 16/16, or 30/32 bits match. The sync word can be further qualified using the preamble quality indicator mechanism described below and/or a carrier sense condition. The sync word is configured through the SYNC1 and SYNC0 registers.

Table 18: Received Packet Status Byte 1 (firstbyte appended after the data)

Bit	Field Name	Description
7:0	RSSI	RSSI value

Table 19: Received Packet Status Byte 2(second byte appended after the data)

Bit	Field Name	Description
7	CRC_OK	1: CRC for received data OK (or CRC disabled)
		0: CRC error in received data
6:0	Reserved	
	-	

Note: Register fields that control the packet handling features should only be altered when *HC210C-R* is in the IDLE state.

15.1 Packet Format

The **HC210C-R** can be configured to receive packets of different format and the packet should consists of the following items (see Figure 16):

• Preamble

- Synchronization word
- Optional length byte
- Optional address byte
- Payload
- Optional 2 byte CRC




Figure 13: Packet Format

The preamble pattern is an alternating sequence of ones and zeros that the receiver uses for bit synchronisation.

The synchronization word is a two-byte value set in the SYNC1 and SYNC0 registers. The sync word provides byte synchronization of the incoming packet. A one-byte sync word can be emulated by setting the SYNC1 value to the preamble pattern. It is also possible to emulate a 32 bit sync word by setting MDMCFG2.SYNC_MODE to 3 or 7. The sync word searched for is the two-byte sync word repeated twice.

HC210C-R supports both constant packet length protocols and variable length protocols. Variable or fixed packet length mode can be used for packets up to 255 bytes. For longer packets, infinite packet length mode must be used.

Fixed packet length mode is selected by setting PKTCTRL0.LENGTH_CONFIG=0. The desired packet length is set by the PKTLEN register. This value must be different from 0.

In variable packet length mode, PKTCTRLO.LENGTH_CONFIG=1, the packet length is configured by the first byte after the sync word. The packet length is defined as the payload data, excluding the length byte and the optional CRC. The PKTLEN register is used to set the maximum packet length allowed. Any packet received with a length byte with a value greater than PKTLEN will be discarded. The PKTLEN value must be different from 0.

With PKTCTRL0.LENGTH_CONFIG=2, the packet length is set to infinite and reception will continue until turned off manually. As described in the next section, this can be used to support packet formats with different length configuration than natively supported by **HC210C-R**.

Note: The minimum packet length supported (excluding the optional length byte and CRC) is one byte of payload data.

15.1.1 Arbitrary Length Field Configuration


The packet length register, PKTLEN, can be reprogrammed during RX. In combination with fixed length packet mode (PKTCTRL0.LENGTH CONFIG=0), this opens the possibility to have a different length field configuration than supported for variable length packets (in variable packet length mode the length byte is the first byte after the sync word). At the start of reception, the packet length is set to a large value. The MCU reads out enough bytes to interpret the length field in the packet. Then the PKTLEN value is set according to this value. The end of packet will occur when the byte counter in the packet handler is equal to the PKTLEN register. Thus, the MCU must be able to program the correct length, before the internal counter reaches the packet length.

15.1.2 Packet Length > 255

The packet automation control register, PKTCTRL0, can be reprogrammed during RX. This opens the possibility to receive packets that are longer than 256 bytes and still be able to use the packet handling hardware support. At the start of the packet, the infinite packet length mode

(PKTCTRLO.LENGTH_CONFIG=2) must be active. When receiving, the MCU reads out enough bytes to interpret the length field in the packet and sets the PKTLEN register to mod(length, 256). When less than 256 bytes remains of the packet, the MCU disables infinite packet length mode and activates fixed packet length mode

(PKTCTRLO.LENGTH_CONFIG=0). When the internal byte counter reaches the PKTLEN value, the reception ends (the radio enters the state determined by RXOFF MODE). Automatic



Internal byte counter in packet handler counts from 0 to 255 and then starts at 0 again




Figure 14: Packet Length > 255

15.2 Packet Filtering

HC210C-R supports three different types of packet filtering; address filtering, maximum length filtering, and CRC filtering.

15.2.1 Address Filtering

Setting PKTCTRL1.ADR_CHK to any other value than zero enables the packet address filter. The packet handler engine will compare the destination address byte in the packet with the programmed node address in the ADDR register and the 0x00 broadcast address when PKTCTRL1.ADR_CHK=10 or both the 0x00 and 0xFF broadcast addresses when PKTCTRL1.ADR_CHK=11. If the received address matches a valid address, the packet is received and written into the RX FIFO. If the address match fails, the packet is discarded and receive mode restarted (regardless of the MCSM1.RXOFF MODE setting).

If the received address matches a valid address when using infinite packet length mode and address filtering is enabled, 0xFF will be written into the RX FIFO followed by the address byte and then the payload data.

15.2.2 Maximum Length Filtering

In variable packet length mode, PKTCTRL0.LENGTH_CONFIG=1, the PKTLEN.PACKET LENGTH register value is used to set the maximum allowed packet length. If the received length byte has a larger value than this, the packet is discarded and receive mode restarted (regardless of the MCSM1.RXOFF_MODE setting).

15.2.3 CRC Filtering

The filtering of a packet when CRC check fails isenabled bysetting PKTCTRL1.CRC_AUTOFLUSH=1. The CRC auto flush function will flush the entire RX FIFO if the CRC check fails. After auto flushing the RX FIFO, the next state depends on the MCSM1.RXOFF MODE setting.

When using the auto flush function, the maximum packet length is 63 bytes in variable packet length mode and 64 bytes in fixed packet length Note that when mode. PKTCTRL1.APPEND STATUS enabled, the is maximum allowed packet length is reduced by two bytes in order to make room in the RX FIFO for the two status bytes appended at the end of the packet. Since the entire RX FIFO is flushed when the CRC check fails, the previously received packet must be read out of the RX FIFO before receiving the current packet. The MCU must not read from the current packet until the CRC has been checked as OK.



15.3 Packet Handling

In RX mode, the demodulator and packet handler will search for a valid sync word. When found, the demodulator has obtained both bit and byte synchronization and will receive the first payload byte.

When variable packet length mode is enabled, the first byte is the length byte. The packet handler stores this value as the packet length and receives the number of bytes indicated by the length byte. If fixed packet length mode is used, the packet handler will accept the programmed number of bytes.

15.4 Packet Handling in Firmware

When implementing a packet oriented radio protocol in firmware, the MCU needs to know when a packet has been received. Additionally, for packets longer than 64 bytes, the RX FIFO needs to be read while in RX mode. This means that the MCU needs to know the number of bytes that can be read from the RX FIFO. There are two possible solutions to get the necessary status information:

a) Interrupt Driven Solution

The GDO pins can be used to give an interrupt when a sync word has been received or when a complete packet has been received by setting $IOCFGx.GDOx_CFG=0x06$. In addition, there are two configurations for the $IOCFGx.GDOx_CFG$ register that can be used as an interrupt source to provide information on how many bytes that are in the RX FIFO ($IOCFGx.GDOx_CFG=0x00$ and $IOCFGx.GDOx_CFG=0x01$). See Table 29 for more information.

16 Modulation Formats

HC210C-R supports amplitude, frequency, and phase shift modulation formats. The desired modulation format is set in the MDMCFG2.MOD FORMAT register.

Optionally, if the data has been Manchester coded on the transmitter side it can be

16.1 Frequency Shift Keying

HC210C-R supports 2-(G)FSK and 4-FSK modulation. When selecting 4-FSK, the preamble and sync word to be received needs to be 2-FSK (see Figure 13).

Next, the packet handler optionally checks the address and only continues the reception if the address matches. If automatic CRC check is enabled, the packet handler computes CRC and matches it with the appended CRC checksum.

At the end of the payload, the packet handler will optionally write two extra packet status bytes (see Table 19 and Table 20) that contain CRC status, link quality indication, and RSSI value.

b) SPI Polling

The PKTSTATUS register can be polled at a given rate to get information about the current GDO2 and GDO0 values respectively. The RXBYTES register can be polled at a given rate to get information about the number of bytes in the RX FIFO. Alternatively, the number of bytes in the RX FIFO can be read from the chip status byte returned on the MISO line each time a header byte, data byte, or command strobe is sent on the SPI bus.

It is recommended to employ an interrupt driven solution since high rate SPI polling reduces the RX sensitivity. Furthermore, as explained in Section 10.3 and the **HC210C-R** Errata Notes [3], when using SPI polling, there is a small, but finite, probability that a single read from registers PKTSTATUS, and RXBYTES is being corrupt. The same is the case when reading the chip status byte.

decoded by the demodulator. This option is enabled by setting MDMCFG2.MANCHESTER EN=1.

Note: Manchester encoding is not supported at the same time as using 4- FSK modulation

When 2-FSK/GFSK/4-FSK modulation is used, the DEVIATN register specifies the expected frequency deviation of incoming signals in RX and should be the same as the deviation of the



transmitted signal for demodulation to be performed reliably and robustly.

The frequency deviation is programmed with the DEVIATION_M and DEVIATION_E values in the DEVIATN register. The value has an exponent/mantissa form, and the resultant deviation is given by:

 $f_{dev} = \frac{f_{XOSC}}{2^{17}} \cdot (8 + DEVIATION_M) \cdot 2^{DEVIATION_E}$

The symbol encoding is shown in Table 21.

Format	ormat Symbol	
2-FSK/GFSK	"0"	 Deviation
2-F3K/GF3K	"1"	+ Deviation
. = • · ·	"01"	 Deviation
	"00"	-1/3. Deviation
4-FSK	"10"	+1/3.Deviation
	"11"	+ Deviation

Table 20: Symbol Encoding for 2-FSK/GFSK and 4-FSK Modulation




Figure 15: Data Sent Over the Air (MDMCFG2.MOD FORMAT=100)

16.2 Amplitude Modulation

The amplitude modulation supported by *HC210C-R* is On-Off Keying (OOK).

When using OOK, the AGC settings from the SmartRF Studio [4] preferred FSK

17 Received Signal Qualifiers and RSSI

HC210C-R has several qualifiers that can be used to increase the likelihood that a valid sync word is detected:

17.1 Sync Word Qualifier

If sync word detection is enabled in the MDMCFG2 register, the **HC210C-R** will not start filling the RX FIFO and perform the packet filtering described in Section 15.2 before a valid sync word has been detected. The sync word qualifier mode is set by MDMCFG2.SYNC_MODE and is summarized in Table 22. Carrier sense in Table 22 is described in Section 17.3.

settings are not optimum. DN022 [8] gives guidelines on how to find optimum OOK settings from the preferred settings in SmartRF Studio [4]. The DEVIATN register setting has no effect when using OOK.

- Sync Word Qualifier
- RSSI
- Carrier Sense

MDMCFG2. SYNC_MOD	Sync Word Qualifier Mode	
000	No preamble/sync	
001	15/16 sync word bits detected	
010	16/16 sync word bits detected	
011	30/32 sync word bits detected	
100	No preamble/sync + carrier sense above threshold	
101	15/16 + carrier sense above threshold	
110	16/16 + carrier sense above threshold	
111	30/32 + carrier sense above threshold	

Table 21: Sync Word Qualifier Mode

Web: www.ljelect.com

HC210C-R





17.2 RSSI

The RSSI value is an estimate of the signal power level in the chosen channel. This value is based on the current gain setting in the RX chain and the measured signal level in the channel.

In RX mode, the RSSI value can be read continuously from the RSSI status register until the demodulator detects a sync word (when sync word detection is enabled). At that point the RSSI readout value is frozen until the next time the chip enters the RX state.

Note: It takes some time from the radio enters RX mode until a valid RSSI value is present in the RSSI register. Please see DN505 [7] for details on how the RSSI response time can be estimated.

The RSSI value is given in dBm with a $\frac{1}{2}$ dB resolution. The RSSI update rate, f_{RSSI} , depends on the receiver filter bandwidth (BW_{channel} is defined in Section 13) and AGCCTRLO.FILTER LENGTH.

Table 22: Typical RSSI_offset Values

$f_{RSSI} = \frac{2 \cdot BW_{channel}}{8 \cdot 2^{FILTER_LENGTH}}$

If PKTCTRL1.APPEND_STATUS is enabled, the last RSSI value of the packet is automatically added to the first byte appended after the payload.

The RSSI value read from the RSSI status register is a 2"s complement number. The following procedure can be used to convert the RSSI reading to an absolute power level (RSSI_dBm)

- 1) Read the RSSI status register
- 2) Convert the reading from a hexadecimal number to a decimal number (RSSI_dec)
- 3) If RSSI_dec \geq 128 then RSSI_dBm = (RSSI_dec 256)/2 RSSI_offset
- 4) Else if RSSI_dec < 128 then RSSI_dBm = (RSSI_dec)/2 - RSSI_offset

Table 23 gives typical values for the RSSI_offset. Figure 19 and Figure 20 show typical plots of RSSI readings as a function of input power level for different data rates.

Data rate [kBaud]	RSSI_offset [dB], 433 MHz	RSSI_offset [dB], 868 MHz
1.2	74	74
38.4	74	74
250	74	74
500	74	74




Figure 16: Typical RSSI Value vs. Input Power Level for Different Data Rates at 433 MHz






Figure 17: Typical RSSI Value vs. Input Power Level for Different Data Rates at 868 MHz

17.3 Carrier Sense (CS)

Carrier sense (CS) is used as a sync word qualifier and can be asserted based on two conditions which can be individually adjusted:

- CS is asserted when the RSSI is above a programmable absolute threshold, and deasserted when RSSI is below the same threshold (with hysteresis). See more in Section 17.3.1.
- CS is asserted when the RSSI has increased with a programmable number of dB from one RSSI sample to the next, and deasserted when RSSI has decreased with the same number of dB. This setting is not dependent on the absolute signal level and is thus useful to detect signals in environments with time varying noise floor. See more in Section 17.3.2.

Carrier sense can be used as a sync word qualifier that requires the signal level to be higher than the threshold for a sync word search to be performed and is set by setting MDMCFG2 . The carrier sense signal can be observed on pins of the GDO one by setting IOCFGx.GDOx CFG=14 and in the status register bit PKTSTATUS.CS.

17.3.1 CS Absolute Threshold

The absolute threshold related to the RSSI value depends on the following register fields:

- AGCCTRL2.MAX LNA GAIN
- AGCCTRL2.MAX_DVGA_GAIN
- AGCCTRL1.CARRIER_SENSE_ABS_THR
- AGCCTRL2.MAGN_TARGET

For givenAGCCTRL2.MAX_LNA_GAINandAGCCTRL2.MAX_DVGA_GAINsettings,theabsolutethresholdcanbeadjusted±7dBof1dBusingCARRIERSENSEABSTHR.

The MAGN_TARGET setting is a compromise between blocker tolerance/selectivity and sensitivity. The value sets the desired signal level in the channel into the demodulator. Increasing this value reduces the headroom for blockers, and therefore close-in selectivity. It is strongly recommended to use SmartRF Studio [4] to generate the correct MAGN TARGET setting. Table 24 and Table 25 show the typical RSSI readout values at the CS threshold at 2.4 kBaud and 250 kBaud data rate respectively. The default reset value for CARRIER SENSE ABS THR = 0 (0dB) has

been used. MAGN_TARGET = 3 (33 dB) and 7 (42 dB) have been used for 2.4 kBaud and

250 kBaud data rate respectively. For other data rates, the user must generate similar tables to find the CS absolute threshold.

		MAX_DVGA_GAIN[1:0]			
		00	01	10	11
	000	-97.5	-91.5	-85.5	-79.5
	001	-94	-88	-82.5	-76
0::	010	-90.5	-84.5	-78.5	-72.5
GAIN[2:0]	011	-88	-82.5	-76.5	-70.5
GA	100	-85.5	-80	-73.5	-68
NA.	101	-84	-78	-72	-66
MAX_LNA	110	-82	-76	-70	-64
MA	111	-79	-73.5	-67	-61

Table 23: Typical RSSI Value in dBm at CS Threshold with MAGN_TARGET = 3 (33 dB) at

2.4 kBaud, 868 M	Hz
------------------	----

		MAX_DVGA_GAIN[1:0]			0]
		00	01	10	11
	000	-90.5	-84.5	-78.5	-72.5
	001	-88	-82	-76	-70
0::	010	-84.5	-78.5	-72	-66
GAIN[2:0]	011	-82.5	-76.5	-70	-64
GA	100	-80.5	-74.5	-68	-62
AN	101	-78	-72	-66	-60
MAX_LNA	110	-76.5	-70	-64	-58
MA	111	-74.5	-68	-62	-56

 Table 24: Typical RSSI Value in dBm at CS

 Threshold with MAGN_TARGET = 7 (42 dB) at

 250 kBaud, 868 MHz

If the threshold is set high, i.e. only strong signals are wanted, the threshold should be adjusted upwards by first reducing the MAX_LNA_GAIN value and then the MAX_DVGA_GAIN value. This will reduce power consumption in the receiver front end, since the highest gain settings are avoided.

HC210C

DA

17.3.2 CS Relative Threshold

The relative threshold detects sudden changes in the measured signal level. This setting does not depend on the absolute signal level and is thus useful to detect signals in environments with a time varying noise floor. The register field AGCCTRL1.CARRIER_SENSE_REL_THR

is used to enable/disable relative CS, and to select threshold of 6 dB, 10 dB, or 14 dB RSSI change.



18 Radio Control




Figure 18: Complete Radio Control State Diagram



HC210C-R has a built-in state machine that is used to switch between different operational states (modes). The change of state is done either by using command strobes or by internal events such as RX FIFO overflow.

A simplified state diagram, together with typical usage and current consumption, is

18.1 Power-On Start-Up Sequence


When the power supply is turned on, the system must be reset. This is achieved by one of the two sequences described below, i.e. automatic poweron reset (POR) or manual reset. After the automatic power-on reset or manual reset, it is also recommended to change the signal that is output on the GDO0 pin. The default setting is to output a clock


signal with a frequency of CLK_XOSC/192. However, to optimize performance in RX, an alternative GDO setting from the settings found in Table 29 on page 42 should be selected

18.1.1 Automatic POR

A power-on reset circuit is included in the HC210C-R. The minimum requirements stated in Table 11 must be followed for the power-on reset to function properly. The internal power- up sequence is completed when CHIP_RDYn goes low. CHIP_RDYn is observed on the SO pin after CSn is pulled low. See Section 10.1 for more details on CHIP_RDYn.

When the **HC210C-R** reset is completed, the chip will be in the IDLE state and the crystal oscillator will be running. If the chip has had sufficient time for the crystal oscillator to stabilize after the power-on-reset, the SO pin will go low immediately after taking CSn low. If CSn is taken low before reset is completed, the SO pin will first go high, indicating that the crystal oscillator is not stabilized, before going low as shown in Figure 22.





shown in Figure 12 on page 20. The complete radio control state diagram is shown in Figure 21. The numbers refer to the state number readable in the MARCSTATE status register. This register is primarily for test purposes.

HC210C

18.1.2 Manual Reset

The other global reset possibility on **HC210C-R** uses the SRES command strobe. By issuing this strobe, all internal registers and states are set to the default, IDLE state. The manual power-up sequence is as follows (see Figure 23):

- Set SCLK = 1 and SI = 0.
- Strobe CSn low / high.
- •Hold CSn low and then high for at least 40 µs relative to pulling CSn low
- Pull CSn low and wait for SO to go low (CHIP_RDYn).
- Issue the SRES strobe on the SI line.
- •When SO goes low again, reset is complete and the chip is in the IDLE state.

XOSC and voltage regulator switched




Figure 19: Power-On Reset with SRES

Note that the above reset procedure is only required just after the power supply is first turned on. If the user wants to reset the **NC210C-R** after this, it is only necessary to issue an SRES command strobe.



18.2 Crystal Control

The crystal oscillator (XOSC) is either automatically controlled or always on, if MCSM0.XOSC FORCE ON is set.

In the automatic mode, the XOSC will be turned off if the SXOFF or SPWD command strobes are issued; the state machine then goes to XOFF or SLEEP respectively. This can only be done from the IDLE state. The XOSC will be turned off when CSn is released (goes high). The XOSC will be automatically turned on again when CSn goes low. The

18.3 Voltage Regulator Control

The voltage regulator to the digital core is controlled by the radio controller. When the chip enters the SLEEP state which is the state with the lowest current consumption, the voltage regulator is disabled. This occurs after CSn is released when a SPWD command

18.4 Receive Mode (RX)

Receive mode is activated directly by the MCU by using the SRX command strobe.

The frequency synthesizer must be calibrated regularly. **HC210C-R** has one manual calibration option (using the SCAL strobe), and three automatic calibration options that are controlled by the MCSM0.FS AUTOCAL setting:

- Calibrate when going from IDLE to RX
- Calibrate when going from RX to IDLE automatically¹
- Calibrate every fourth time when going from RX to IDLE automatically¹

If the radio goes from RX to IDLE by issuing an SIDLE strobe, calibration will not be performed. The calibration takes a constant number of XOSC cycles; see Table 26 for timing details regarding calibration.

When RX is activated, the chip will remain in receive mode until a packet is successfully received or until RX mode terminated due to lack of carrier sense (see Section 18.5). The probability that a false sync word is detected can be reduced by using CS together with maximum sync word length as described in Section 17. After a packet is successfully received, the radio controller goes to the state indicated by the MCSM1.RXOFF_MODE setting. The possible destinations are:

state machine will then go to the IDLE state. The SO pin on the SPI interface must be pulled low before the SPI interface is ready to be used as described in Section 10.1 on page 22.

If the XOSC is forced on, the crystal will always stay on even in the SLEEP state.

Crystal oscillator start-up time depends on crystal ESR and load capacitances. The electrical specification for the crystal oscillator can be found in Section 4.3 on page 12.

strobe has been sent on the SPI interface. The chip is then in the SLEEP state. Setting CSn low again will turn on the regulator and crystal oscillator and make the chip enter the IDLE state.

- IDLE
- RX: Start search for a new packet

Note: When MCSM1.RXOFF_MODE=11 and a packet has been received, it will take some time before a valid RSSI value is present in the RSSI register again even if the radio has never exited RX mode. This time is the same as the RSSI response time discussed in DN505 [7].

The SIDLE command strobe can always be used to force the radio controller to go to the IDLE state.

18.5 RX Termination

If the system expects the transmission to have started when entering RX mode, the MCSM2.RX_TIME_RSSI function can be used. The radio controller will then terminate RX if the first valid carrier sense sample indicates no carrier (RSSI below threshold). See Section

17.3 on page 33 for details on Carrier Sense.

For OOK modulation, lack of carrier sense is only considered valid after eight symbol periods. Thus, the MCSM2.RX_TIME_RSSI function can be used in OOK mode when the distance between two "1" symbols is eight or less.

If RX terminates due to no carrier sense when the MCSM2.RX_TIME_RSSI function is used, the radio will always go back to IDLE,

¹ Not forced in IDLE by issuing an SIDLE strobe



regardless of the MCSM1.RXOFF_MODE setting.

18.6 Timing

Overall State Transition Times

The main radio controller needs to wait in certain states in order to make sure that the internal analog/digital parts have settled down and are ready to operate in the new states. A number of factors are important for the state transition times:

- The crystal oscillator frequency, fxosc The
- value of the TEST0, TEST1, and FSCAL3 registers

Table 26 shows timing in crystal clock cycles for key state transitions.

Table 25: Overall State Transition Times (Example for 26 MHz crystal oscillator, 250 kBaud data rate, and TEST0 = 0x0B (maximum calibration time)).

Description	Transition Time	Transition Time [µs]
IDLE to RX, no calibration	1953/f _{xosc}	75.1
IDLE to RX, with calibration	1953/f _{xosc} + FS calibration Time	799
RX to IDLE, no calibration	2/f _{xosc}	~0.1
RX to IDLE, with calibration	2/f _{xosc} + FS calibration Time	724
Manual calibration	283/f _{xosc} + FS calibration Time	735

18.6.2 Frequency Synthesizer Calibration Time

Table 27 summarizes the frequency synthesizer(FS) calibration times for possible settings of
TESTOTESTOFSCAL3.CHP_CURR_CAL_EN.SettingFSCAL3.CHP_CURR_CAL_ENto 00b disables the
charge pump calibration stage.TEST0 is setto
the
valuesto
the
recommendedto
the

The calibration time can be reduced from 712/724 μs to 145/157 $\mu s.$ See Section 25.2 on page 44 for more details.

Table 26. Frequency Synthesizer Calibration Times (26/27 MHz crystal)

TEST0	FSCAL3.CHP_CURR_CAL_ EN	FS Calibration Time $f_{xosc} = 26$	FS Calibration Time f _{xosc} = 27
0x09	00 _b	$3764/f_{xosc} = 145 \text{ us}$	$3764/f_{xosc} = 139 \text{ us}$
0x09	10 _b	$18506/f_{xosc} = 712 \text{ us}$	$18506/f_{xosc} = 685 \text{ us}$
0x0B	00 _b	4073/f _{xosc} = 157 us	$4073/f_{xosc} = 151$ us
0x0B	10 _b	18815/f _{xosc} = 724 us	$18815/f_{xosc} = 697 \text{ us}$

19 RX FIFO

The **HC210C-R** contains a 64-byte RX FIFO for received data and the SPI interface is used to read the RX FIFO (see Section 10.5 for more details). The FIFO controller will detect overflow in the RX FIFO.

When reading the RX FIFO the MCU must avoid reading it past its empty value since a

RX FIFO underflow will result in an error in the data read out of the RX FIFO.

The chip status byte that is available on the SO pin while transferring the SPI header contains the fill grade of the RX FIFO (R/W = 1). Section 10.1 on page 22 contains more details on this.



The number of bytes in the RX FIFO can also be read from the status register RXBYTES.NUM_RXBYTES. If a received data byte is written to the RX FIFO at the exact same time as the last byte in the RX FIFO is read over the SPI interface, the RX FIFO pointer is not properly updated and the last read byte will be duplicated. To avoid this problem, the RX FIFO should never be emptied before the last byte of the packet is received.

For packet lengths less than 64 bytes it is recommended to wait until the complete packet has been received before reading it out of the RX FIFO.

If the packet length is larger than 64 bytes, the MCU must determine how many bytes can be read from the RX FIFO (RXBYTES.NUM_RXBYTES-1). The following software routine can be used:

- 1. Read RXBYTES.NUM_RXBYTES repeatedly at a rate specified to be at least twice that of which RF bytes are received until the same value is returned twice; store value in *n*.
- 2. If *n* < # of bytes remaining in packet, read *n*-1 bytes from the RX FIFO.
- 3. Repeat steps 1 and 2 until n = # of bytes remaining in packet.
- 4. Read the remaining bytes from the RX FIFO.

The 4-bit FIFOTHR.FIFO_THR setting is used to program threshold points in the FIFOs.

Table 28 lists the 16 FIFO_THR settings and the corresponding thresholds for the RX FIFO.

HC210C-R

FIFO_THR	Bytes in RX	
0 (0000)	4	
1 (0001)	8	
2 (0010)	12	
3 (0011)	16	
4 (0100)	20	
5 (0101)	24	
6 (0110)	28	
7 (0111)	32	
8 (1000)	36	
9 (1001)	40	
10 (1010)	44	
11 (1011)	48	
12 (1100)	52	
13 (1101)	56	
14 (1110)	60	
15 (1111)	64	

Table 27: FIFO_THR Settings and the Corresponding RX FIFO Thresholds

A signal will assert when the number of bytes in the RX FIFO is equal to or higher than the programmed threshold. This signal can be viewed on the GDO pins (see Table 29 on page 42).

Figure 24 shows the number of bytes in the RX FIFO when the threshold signal toggles in the case of FIFO_THR=13. Figure 25 shows the signal on the GDO pin as the RX FIFO is filled above the threshold, and then drained below in the case of FIFO_THR=13.




Figure 21: Example of RX FIFO at Threshold



Figure 22: Number of Bytes in RX FIFO vs.

the GDO Signal (GDOx_CFG=0x00 and FIFO_THR=13)

Web: www.ljelect.com





20 Frequency Programming

The frequency programming in *HC210C-R* is designed to minimize the programming needed when changing frequency.

To set up a system with channel numbers, the desired channel spacing is programmed with the MDMCFG0.CHANSPC_M and MDMCFG1.CHANSPC_E registers. The channel spacing registers are mantissa and exponent respectively. The base or start frequency is set

$$f_{carrier} = \frac{f_{XOSC}}{2^{16}} \cdot (FREQ + CHAN \cdot ((256 + CHANSPC _M) \cdot 2^{CHANSPC _E-2}))$$

With a 26 MHz crystal the maximum channel spacing is 405 kHz. To get e.g. 1 MHz channel spacing, one solution is to use 333 kHz channel spacing and select each third channel in CHANNR, CHAN.

The preferred IF frequency is programmed with the FSCTRL1.FREQ_IF register. The IF frequency is given by:

$$f_{IF} = \frac{f_{XOSC}}{210} \cdot FREQ_{IF}$$

21 VCO

The VCO is completely integrated on-chip.

21.1 VCO and PLL Self-Calibration

The VCO characteristics vary with temperature and supply voltage changes as well as the desired operating frequency. In order to ensure reliable operation, **IIC210C-R** includes frequency synthesizer self-calibration circuitry. This calibration should be done regularly, and must be performed after turning on power and before using a new frequency (or channel). The number of XOSC cycles for completing the PLL calibration is given in Table 26 on page 38.

The calibration can be initiated automatically or manually. The synthesizer can be automatically calibrated each time the synthesizer is turned on, or each time the synthesizer is turned off automatically. This is configured with the MCSM0.FS_AUTOCAL register setting. In manual mode, the calibration is initiated when the SCAL command strobe is activated in the IDLE mode.

22 Voltage Regulators

HC210C-R contains several on-chip linear voltage regulators that generate the supply voltages needed by low-voltage modules. These voltage regulators are invisible to the user, and

by the 24 bit frequency word located in the FREQ2, FREQ1, and FREQ0 registers. This word will typically be set to the centre of the lowest channel frequency that is to be used.

The desired channel number is programmed with the 8-bit channel number register, CHANNR.CHAN, which is multiplied by the channel offset. The resultant carrier frequency is given by:


If any frequency programming register is altered when the frequency synthesizer is running, the synthesizer may give an undesired response. Hence, the frequency should only be updated when the radio is in the IDLE state

Note: The calibration values are maintained in SLEEP mode, so the calibration is still valid after waking up from SLEEP mode unless supply voltage or temperature has changed significantly.

To check that the PLL is in lock, the user can program register IOCFGx.GDOx_CFG to 0x0A, and use the lock detector output available on the GDOx pin as an interrupt for the MCU (x = 0,1, or 2). A positive transition on the GDOx pin means that the PLL is in lock. As an alternative the user can read register FSCAL1. The PLL is in lock if the register content is different from 0x3F. Refer also to the **MC210C-R** Errata Notes [3].

For more robust operation, the source code could include a check so that the PLL is recalibrated until PLL lock is achieved if the PLL does not lock the first time.

can be viewed as integral parts of the various modules. The user must however make sure that the absolute maximum ratings and





required pin voltages in Table 1 and Table 12 are not exceeded.

By setting the CSn pin low, the voltage regulator to the digital core turns on and the crystal oscillator starts. The SO pin on the SPI interface must go low before the first positive edge of SCLK (setup time is given in Table 15). If the chip is programmed to enter power-down mode (SPWD strobe issued), the power will be turned off after CSn goes high. The power and crystal oscillator will be turned on again when CSn goes low.

The voltage regulator for the digital core requires one external decoupling capacitor.

The voltage regulator output should only be used for driving the **C113L**.

23 General Purpose / Test Output Control Pins

The three digital output pins GDO0, GDO1, and GDO2 are general control pins configured with IOCFG0.GDO0 CFG,

IOCFG1.GD01_CFG, and IOCFG2.GD02_CFG respectively. Table 29 shows the different signals that can be monitored on the GDO pins. These signals can be used as inputs to the MCU.

GDO1 is the same pin as the SO pin on the SPI interface, thus the output programmed on this pin will only be valid when CSn is high. The default value for GDO1 is 3-stated which is useful when the SPI interface is shared with other devices.

The default value for GDO0 is a 135 -141 kHz clock output (XOSC frequency divided by 192). Since the XOSC is turned on at power-on-reset, this can be used to clock the MCU in systems with only one crystal. When the MCU is up and running, it can change the clock frequency by writing to IOCFG0.GD00_CFG.

If the IOCFGx.GDOx_CFG setting is less than 0x20 and IOCFGx_GDOx_INV is 0 (1), the GDO0 and GDO2 pins will be hardwired to 0 (1), and the GDO1 pin will be hardwired to 1 (0) in the SLEEP state. These signals will be hardwired until the CHIP_RDYn signal goes low.

If the IOCFGx.GDOx_CFG setting is 0x20 or higher, the GDO pins will work as programmed also in SLEEP state. As an example, GDO1 is high impedance in all states if IOCFG1.GDO1 CFG=0x2E.



Table 28: GDOx Signal Selection (x = 0, 1, or 2)

GDOx_CFG[5:0]	Description	
0 (0x00)	Associated to the RX FI threshold. De- asserts w	FO: Asserts when RX FIFO is filled at or above the RX FIFO hen RX FIFO is drained below the same threshold.
1 (0x01)	Associated to the RX FI threshold or the end of p	FO: Asserts when RX FIFO is filled at or above the RX FIFO acket is reached. De-asserts when the RX FIFO is empty.
2 (0x02) - 3 (0x03)	Reserved - used for test.	
4 (0x04)	Asserts when the RX FIF	O has overflowed. De-asserts when the FIFO has been flushed.
5 (0x05)	Reserved - used for test.	
6 (0x06)	pin will also de-assert w filtering or when the radio	has been received, and de-asserts at the end of the packet. The hen a packet is discarded due to address or maximum length o enters RXFIFO OVERFLOW state.
7 (0x07)	Asserts when a packet h is read from the RX FIFC	as been received with CRC OK. De-asserts when the first byte
8 (0x08) - 9 (0x09)	Reserved - used for test.	
10 (0x0A)	Lock detector output. The or is constantly logic hig as an interrupt for the M	PLL is in lock if the lock detector output has a positive transition h. To check for PLL lock the lock detector output should be used CU.
11 (0x0B)	Serial Clock. Synchronomode. Data is set up o	us to the data in synchronous serial n the falling edge by IIC210C-R when
12 (0x0C)		Output. Used for synchronous serial mode.
13 (0x0D)	Serial Data Output. Used	for asynchronous serial mode.
14 (0x0E)	Carrier sense. High if RS	SI level is above threshold. Cleared when entering IDLE mode.
15 (0x0F)	CRC_OK. The last CRC	comparison matched. Cleared when entering/restarting RX mode.
16 (0x10) - 27 (0x1B)	Reserved - used for test.	
28 (0x1C)	LNA_PD. Note: LNA_PD control an external LN recommended to use GD	D will have the same signal level in SLEEP and RX states. To VA in applications where the SLEEP state is used it is NOX CFGx=0x2F instead.
29 (0x1D) - 38 (0x26)	Reserved - used for test.	
39 (0x27)	CLK_32k.	
40 (0x28)	Reserved - used for test.	
41 (0x29)	CHIP_RDYn.	
42 (0x2A)	Reserved - used for test.	
43 (0x2B)	XOSC_STABLE.	
44 (0x2C) - 45 (0x2D)	Reserved - used for test.	
46 (0x2E)	High impedance (3-state)	
47 (0x2F)	HW to 0 (HW1 achieved I	by setting GDOx_INV=1). Can be used to control an external LNA
48 (0x30)		There are 3 GDO pins, but only one CLK_XOSC/n can be
49 (0x31)		d as an output at any time. If CLK_XOSC/n is to be monitored
50 (0x32)		of the GDO pins, the other two GDO pins must be configured es less than 0x30. The GDO0 default value is CLK_XOSC/192.
51 (0x33)	ULK_XUSU/3	
52 (0x34)		mize RF performance, these signals should not be used while the
53 (0x35)	CLK_XOSC/6	in RX mode.
54 (0x36)	CLK_XOSC/8	
55 (0x37)	CLK_XOSC/12	
56 (0x38)	CLK_XOSC/16	
57 (0x39)	CLK_XOSC/24	
58 (0x3A)	CLK_XOSC/32	
59 (0x3B)	CLK_XOSC/48	
60 (0x3C)	CLK_XOSC/64	
61 (0x3D)	CLK_XOSC/96	
62 (0x3E)	CLK_XOSC/128	
63 (0x3F)	CLK_XOSC/192	



Sub GHz FSK/OOK Receiver Module

JELECT

24 Asynchronous and Synchronous Serial Operation

Several features and modes of operation have been included in the **HC210C-R** to provide backward compatibility with previous Chipcon products and other existing RF communication systems. For new systems, it is recommended

24.1 Asynchronous Serial Operation

Asynchronous transfer is included in the **HC210C-R** for backward compatibility with systems that are already using the asynchronous data transfer.

When asynchronous transfer is enabled, all packet handling support is disabled and it is not possible to use Manchester encoding.

Asynchronous serial mode is enabled by setting PKTCTRLO.PKT_FORMAT to 3. Data output can be on GDO0, GDO1, or GDO2. This is set by the IOCFGO.GDO0_CFG, IOCFG1.GDO1_CFG and IOCFG2.GDO2_CFG fields.

In asynchronous serial mode no data decision is done on-chip and the raw data is put on the data output line. When using asynchronous serial mode make sure the interfacing MCU

24.2 Synchronous Serial Operation

Setting PKTCTRL0.PKT_FORMAT to 1 enables synchronous serial mode. When using this mode, sync detection should be disabled together with CRC calculation (MDMCFG2.SYNC_MODE=000 and PKTCTRL0.CRC_EN=0). Infinite packet length mode should be used (PKTCTRL0.LENGTH CONFIG=10_b).

In synchronous serial mode, data is transferred on a two-wire serial interface. The

25 System Considerations and Guidelines

25.1 SRD Regulations

International regulations and national laws regulate the use of radio receivers and transmitters. Short Range Devices (SRDs) for license free operation below 1 GHz are usually operated in the 315 MHz, 433 MHz, 868 MHz or 915 MHz frequency bands. The **IIC210C-R** is specifically designed for such use with its 300 - 348 MHz, 387 - 464 MHz, and 779 - 928 MHz operating ranges. The most important regulations when using the **IIC210C-R** in the 315 MHz, 433 MHz, 868 MHz, or 915 MHz

the 315 MHz, 433 MHz, 868 MHz, or 915 MHz frequency bands are EN 300 220 V2.3.1 (Europe) and FCC CFR47 part 15 (USA). to use the built-in packet handling features, as they can give more robust communication, significantly offload the microcontroller, and simplify software development.

does proper oversampling and that it can handle the jitter on the data output line. The MCU should tolerate a jitter of $\pm 1/8$ of a bit period as the data stream is time-discrete using 8 samples per bit.

In asynchronous serial mode there will be glitches of 37 - 38.5 ns duration (1/XOSC) occurring infrequently and with random periods. A simple RC filter can be added to the data output line between *IIC210C-R* and the MCU to get rid of the 37 - 38.5 ns glitches if considered a problem. The filter 3 dB cut-off frequency needs to be high enough so that the data is not filtered and at the same time low enough to remove the glitch. As an example, for 2.4 kBaud data rate a 1 k Ω resistor and 2.7 nF capacitor can be used. This gives a 3 dB cut-off frequency of 59 kHz.

HC210C-R provides a clock that is used to sample data on the data output line. The data output pin can be any of the GDO pins. This is set by the IOCFG0.GDO0 CFG,

IOCFG1.GD01_CFG, and IOCFG2.GD02_CFG fields. The RX latency is 9 bits.

The MCU must handle preamble and sync word detection in software, together with CRC calculation.

For compliance with modulation bandwidth requirements under EN 300 220 V2.3.1 in the 863 to 870 MHz frequency range it is recommended to use a 26 MHz crystal for frequencies below 869 MHz and a 27 MHz crystal for frequencies above 869 MHz.

Please note that compliance with regulations is dependent on the complete system performance. It is the customer"s responsibility to ensure that the system complies with regulations.

25.2 Calibration in Multi-Channel Systems

HC210C-T is highly suited for multi-channel systems due to its agile frequency synthesizer and effective communication interface.

Charge pump current, VCO current, and VCO capacitance array calibration data is required for each frequency when implementing a multi- channel system. There are 3 ways of obtaining the calibration data from the chip:

1) Calibration for every frequency change. The PLL calibration time is 712/724 μ s (26 MHz crystal and TEST0 = 0x09/0B, see Table 27). The blanking interval between each frequency is then 787/799 μ s.

2) Perform all necessary calibration at startup and store the resulting FSCAL3, FSCAL2, and FSCAL1 register values in MCU memory. The VCO capacitance calibration FSCAL1 register value must be found for each RF frequency to be used. The VCO current calibration value and the charge pump current calibration value available in FSCAL2 and FSCAL3 respectively are not dependent on the RF frequency, so the same value can therefore be used for all RF frequencies for these two registers. Between each frequency change, the calibration process can then be replaced by writing the FSCAL3, FSCAL2 and FSCAL1 register values that corresponds to the next RF frequency. The PLL turn on time is approximately 75 µs (Table 26). The blanking interval between each frequency hop is then approximately 75 µs.

3) Run calibration on a single frequency at startup. Next write 0 to FSCAL3[5:4] to

disable the charge pump calibration. After writing to FSCAL3[5:4], strobe SRX with MCSM0.FS_AUTOCAL=1 for each new frequency. That is, VCO current and VCO capacitance calibration is done, but not charge pump current calibration. When charge pump current calibration is disabled the calibration time is reduced from 712/724 μ s to 145/157 μ s (26 MHz crystal and TEST0 = 0x09/0B, see Table 27). The blanking interval between each frequency hop is then 220/232 μ s.

HC210C

DA

There is a trade-off between blanking time and memory space needed for storing calibration data in non-volatile memory. Solution 2) above gives the shortest blanking interval, but requires more memory space to store calibration values. This solution also requires that the supply voltage and temperature do not vary much in order to have a robust solution. Solution 3) gives 567 µs smaller blanking interval than solution 1).

The recommended settings for TESTO.VCO_SEL_CAL_EN change with frequency. This means that one should always use SmartRF Studio [4] to get the correct settings for a specific frequency before doing a calibration, regardless of which calibration method is being used.

Note: The content in the TESTO register is not retained in SLEEP state, thus it is necessary to re-write this register when returning from the SLEEP state.



26 Configuration Registers

The configuration of **HC210C-R** is done by programming 8-bit registers. The optimum configuration data based on selected system parameters are most easily found by using the SmartRF Studio software [4]. Complete descriptions of the registers are given in the following tables. After chip reset, all the registers have default values as shown in the tables. The optimum register setting might differ from the default value. After a reset, all registers that shall be different from the default value therefore needs to be programmed through the SPI interface.

There are 8 command strobe registers, listed in Table 30. Accessing these registers will initiate the change of an internal state or mode. There are 43 normal 8-bit configuration registers listed in Table 31, and SmartRF Studio [4] will provide recommended settings for these registers².

² Addresses marked as "Not Used" can be part of a burst access and one can write a dummy value to them. Addresses marked as

There are also 8 status registers that are listed in Table 32. These registers, which are read-only, contain information about the status of *HC210C-R*.

HC210C

The RX FIFO is accessed through one 8-bit register. During the header byte transfer and while writing data to a register, a status byte is returned on the SO line. This status byte is described in Table 16 on page 23.

Table 33 summarizes the SPI address space. The address to use is given by adding the base address to the left and the burst and read/write bits on the top. Note that the burst bit has different meaning for base addresses above and below 0x2F.

"Reserved" must be configured according to SmartRF Studio

Address	Strobe Name	Description
0x30	SRES	Reset chip.
0x31	Reserved	
0x32	SXOFF	Turn off crystal oscillator.
0x33	SCAL	Calibrate frequency synthesizer and turn it off. SCAL can be strobed from IDLE mode without setting manual calibration mode
0x34	SRX	In IDLE state: Enable RX. Perform calibration first if MCSM0.FS_AUTOCAL=1.
0x35	Reserved	
0x36	SIDLE	Enter IDLE state
0x37 - 0x38	Reserved	
0x39	SPWD	Enter power down mode when CSn goes high.
0x3A	SFRX	Flush the RX FIFO buffer. Only issue SFRX in IDLE or RXFIFO_OVERFLOW
0x3B - 0x3C	Reserved	
0x3D	SNOP	No operation. May be used to get access to the chip status byte.

Table 29: Command Strobes



Table 30: Configuration Registers Overview

Address	Register	Description	Preserved in SLEEP State	Details on Page
0x00	IOCFG2	GDO2 output pin configuration	Yes	49
0x01	IOCFG1	GDO1 output pin configuration	Yes	49
0x02	IOCFG0	GDO0 output pin configuration	Yes	49
0x03	FIFOTHR	RX FIFO threshold	Yes	50
0x04	SYNC1	Sync word, high byte	Yes	51
0x05	SYNC0	Sync word, low byte	Yes	51
0x06	PKTLEN	Packet length	Yes	51
0x07	PKTCTRL1	Packet automation control	Yes	51
0x08	PKTCTRL0	Packet automation control	Yes	52
0x09	ADDR	Device address	Yes	52
0x0A	CHANNR	Channel number	Yes	52
0x0B	FSCTRL1	Frequency synthesizer control	Yes	52
0x0C	FSCTRL0	Frequency synthesizer control	Yes	53
0x0D	FREQ2	Frequency control word, high byte	Yes	53
0x0E	FREQ1	Frequency control word, middle byte	Yes	53
0x0F	FREQ0	Frequency control word, low byte	Yes	53
0x10	MDMCFG4	Modem configuration	Yes	53
0x10	MDMCFG3	Modern configuration	Yes	53
0x12	MDMCFG2	Modem configuration	Yes	54
0x13	MDMCFG1	Modem configuration	Yes	55
0x14	MDMCFG0	Modem configuration	Yes	55
0x15	DEVIATN	Modem deviation setting	Yes	55
0x16	MCSM2	Main Radio Control State Machine	Yes	55
0x17	MCSM1	Main Radio Control State Machine	Yes	55
0x18	MCSM0	Main Radio Control State Machine	Yes	56
0x19	FOCCFG	Frequency Offset Compensation	Yes	57
0x1A	BSCFG	Bit Synchronization configuration	Yes	58
0x1B	AGCTRL2	AGC control	Yes	59
0x1C	AGCTRL1	AGC control	Yes	60
0x1D	AGCTRL0	AGC control	Yes	61
0x1E - 0x1F	Not Used			
0x20	RESERVED		Yes	61
0x21	FREND1	Front end RX configuration	Yes	62
0x22	Not Used			
0x23	FSCAL3	Frequency synthesizer calibration	Yes	62
0x24	FSCAL2	Frequency synthesizer calibration	Yes	62
0x25	FSCAL1	Frequency synthesizer calibration	Yes	62
0x26	FSCAL0	Frequency synthesizer calibration	Yes	62
0x27 - 0x28	Not Used			
0x29 - 0x2B	RESERVED		No	63
0x2C	TEST2	Various test settings	No	63
0x2D	TEST1	Various test settings	No	63
0x2E	TEST0	Various test settings	No	63



HC210C-R DATASHEET

Table 31: Status Registers Overview

Address	Register	Description	Details	on	page
0x30 (0xF0)	PARTNUM	Part number for <i>HC210C-R</i>	64		
0x31 (0xF1)	VERSION	Current version number	64		
0x32 (0xF2)	FREQEST	Frequency Offset Estimate	64		
0x33 (0xF3)	CRC_REG	CRC OK	64		
0x34 (0xF4)	RSSI	Received signal strength indication	64		
0x35 (0xF5)	MARCSTATE	Control state machine state	65		
0x36 - 0x37 (0xF6 - 0xF7)	Reserved				
0x38 (0xF8)	PKTSTATUS	Current GDOx status and packet status	66		
0x39 - 0x3A (0xF9 - 0xFA)	Reserved				
0x3B (0xFB)	RXBYTES	Overflow and number of bytes in the RX	66		
0x3C - 0x3D (0xFC -	Reserved				



Table 32: SPI Address Space

	Wr Oireala Duta			Read							
	Single Byte +0x00	Burst +0x40	Single Byte +0x80	Burst +0xC0							
0x00			CFG2								
0x01			CFG1								
0x02			OCFG0								
0x03 0x04			FOTHR YNC1								
0x04 0x05		SYNCO									
0x06			(TLEN								
0x07			TCTRL1		ple						
0x08		PK	TCTRL0		ssil						
0x09			DDR		ã						
0x0A			IANNR		S						
0x0B 0x0C			CTRL1 CTRL0		e C C						
0x0C 0x0D			REQ2		tac						
0x0E			REQ1		ILS						
0x0E			REQ0		٦ م						
0x10			MCFG4		S,						
0x11		MD	MCFG3		iste						
0x12			MCFG2		ēgi						
0x13			MCFG1		R/W configuration registers, burst access possible						
0x14			MCFG0		atic						
0x15 0x16			EVIATN CSM2		nrs						
0x16 0x17					fig						
0x17		MCSM1 MCSM0									
0x19		FOCCFG									
0x1A		BSCFG									
0x1B		AGCCTRL2									
0x1C			CCTRL1								
0x1D 0x1E			CCTRL0 ot Used								
0x1E 0x1F			ot Used								
0x20			SERVED								
0x21			REND1								
0x22			ot Used								
0x23			SCAL3								
0x24 0x25			SCAL2 SCAL1								
0x25 0x26											
0x27		FSCAL0 Not Used									
0x28			ot Used								
0x29			SERVED								
0x2A			SERVED								
0x2B			SERVED								
0x2C 0x2D			EST2 EST1								
0x2D 0x2E			EST0								
0x2F			ot Used								
0x30	SRES		SRES	PARTNUM							
0x31	Reserved		Reserved	VERSION							
0x32	SXOFF		SXOFF	FREQEST	至						
0x33 0x34	SCAL SRX		SCAL SRX	CRC_REG RSSI	s, Status) and multi rs						
0x34 0x35	Reserved		Reserved	MARCSTATE	d l						
0x36	SIDLE		SIDLE	Reserved	s, s						
0x37	Reserved		Reserved	Reserved	robes only) dister						
0x38	Reserved		Reserved	PKTSTATUS							
0x39	SPWD		SPWD	Reserved	ad Bad						
0x3A	SFRX		SFRX	Reserved	Command Strobes, gisters (read only) a byte registers						
0x3B 0x3C	Reserved Reserved		Reserved Reserved	RXBYTES Reserved	ີ ເມື່ອ						
			SNOP	Reserved	ste						
	SNOP		SIVUP								
0x3C 0x3D 0x3E	SNOP Reserved		Reserved	Reserved	Command Str command Str registers (read bvte re						



26.1 Configuration Register Details - Registers with preserved values in SLEEP state 0x00: IOCFG2 - GDO2 Output Pin Configuration

Bit	Field Name	Reset	R/W	Description
7			R0	Not used
6	gdo2_INV	0	R/W	Invert output, i.e. select active low (1) / high (0)
5:0	GD02_CFG[5:0]	41 (101001)	R/W	Default is CHP_RDYn (See Table 29 on page 42).

0x01: IOCFG1 - GDO1 Output Pin Configuration

Bit	Field Name	Reset	R/W	Description
7	GDO_DS	0	R/W	Set high (1) or low (0) output drive strength on the GDO pins.
6	gd01_ INV	0	R/W	Invert output, i.e. select active low (1) / high (0)
5:0	GD01_CFG[5:0]	46 (101110)	R/W	Default is 3-state (See Table 29 on page 42).

0x02: IOCFG0 - GDO0 Output Pin Configuration

Bit	Field Name	Reset	R/W	Description
7		0	R/W	Use setting from SmartRF Studio [4]
6	gdo0_ INV	0	R/W	Invert output, i.e. select active low (1) / high (0)
5:0	GD00_CFG[5:0]	63 (0x3F)	R/W	Default is CLK_XOSC/192 (See Table 29 on page 42).
				It is recommended to disable the clock output in initialization, in order to optimize RF performance.



0x03: FIFOTHR - RX FIFO Thresholds

Bit	Field Name	Reset	R/W	Description				
7		0	R/W	Use setting from Sr	nartRF Studio [4]			
6	ADC_RETENTION	0	R/W	0: TEST1 = 0x31	and TEST2= 0x88 when waking up from			
				SLEEP 1: TEST1 :	= 0x35 and TEST2 = 0x81 when waking up			
				from SLEEP				
				Note that the changes in the TEST registers due to the ADC_RETENTION bit setting are only seen INTERNALLY in the analog part. The values read from the TEST registers when waking up from SLEEP mode will always be the reset value.				
				The ADC_RETENTION bit should be set to 1before going into SLEEF mode if settings with an RX filter bandwidth below 325 kHz are wanted at time of wake-up.				
5:4	CLOSE_IN_RX[1:0]	0 (00)	R/W	For more details, p	ease see DN010 [5]			
				Setting	RX Attenuation, Typical Values			
				0 (00)	0 dB			
				1 (01)	6 dB			
				2 (10)	12 dB			
				3 (11)	18 dB			
3:0	FIFO_THR[3:0]	7 (0111)	R/W	/W Set the threshold for the RX FIFO. The threshold is exceeded when the number of bytes in the RX FIFO is equal to or higher than the threshold value.				
				Setting	Bytes in RX FIFO			
				0 (0000)	4			
				1 (0001)	8			
				2 (0010)	12			
				3 (0011)	16			
				4 (0100)	20			
				5 (0101)	24			
				6 (0110)	28			
				7 (0111)	32			
				8 (1000)	36			
				9 (1001)	40			
				10 (1010)	44			
				11 (1011)	48			
				12 (1100)	52			
				13 (1101)	56			
				14 (1110)	60			
				15 (1111)	64			



0x04: SYNC1 - Sync Word, High Byte

Bit	Field Name	Reset	R/W	Description
7:0	SYNC[15:8]	211 (0xD3)	R/W	8 MSB of 16-bit sync word

0x05: SYNC0 - Sync Word, Low Byte

Bit	Field Name	Reset	R/W	Description
7:0	SYNC[7:0]	145 (0x91)	R/W	8 LSB of 16-bit sync word

0x06: PKTLEN - Packet Length

Bit	Field Name	Reset	R/W	Description
7:0	PACKET_LENGTH	255 (0xFF)	R/W	Indicates the packet length when fixed packet length mode is enabled. If variable packet length mode is used, this value indicates the maximum packet length allowed. This value must be different from 0.

0x07: PKTCTRL1 - Packet Automation Control

Bit	Field Name	Reset	R/W	Description	
7:5		0 (000)	R/W	Use setting from SmartRF Studio [4]	
4		0	R0	Not Used.	
3	CRC_AUTOFLUSH	0	R/W	Enable automatic flush of RX FIFO when CRC is not OK. This requires that only one packet is in the RX FIFO and that packet length is limited to the RX FIFO size.	
2	APPEND_STATUS	1	R/W	When enabled, two status bytes will be appended to the payload of the packet. The status bytes contain the RSSI value, as well as CRC OK.	
1:0	ADR_CHK[1:0]	0 (00)	R/W	Controls address	s check configuration of received packages.
				Setting Addre	ess check configuration
				0 (00) No ad	ddress check
				1 (01) Addre	ess check, no broadcast
				2 (10) Addre	ess check and 0 (0x00) broadcast
				3 (11) Addre broad	ess check and 0 (0x00) and 255 (0xFF) Icast



0x08: PKTCTRL0 - Packet Automation Control

Bit	Field Name	Reset	R/W	Description	
7			R0	Not used	
6		1	R/W	Use setting f	rom SmartRF Studio [4]
5:4	PKT_FORMAT[1:0]	0 (00)	R/W	Format of RX	< data
				Setting	Packet format
				0 (00)	Normal mode, use RX FIFO
				1 (01)	Synchronous serial mode, Data out on either of the GDOx pins
				2 (10)	Reserved
				3 (11)	Asynchronous serial mode, Data out on either of the GDOx pins
3		0	R0	Not used	
2	CRC_EN	1	R/W	1: CRC calcu	ulation enabled
				0: CRC calcu	ulation disabled
1:0	LENGTH_CONFIG[1:0]	1 (01)	R/W	Configure the packet length	
				Setting	Packet length configuration
				0 (00)	Fixed packet length mode. Length configured in PKTLEN register
				1 (01)	Variable packet length mode. Packet length configured by the first byte received after sync word
				2 (10)	Infinite packet length mode
				3 (11)	Reserved

0x09: ADDR - Device Address

Bit	Field Name	Reset	R/W	Description		
7:0	DEVICE_ADDR[7:0]	0 (0x00)	R/W	Address used for packet filtration. Optional broadcast addresses are 0 (0x00) and 255 (0xFF).		

0x0A: CHANNR - Channel Number

Bit	Field Name	Reset	R/W	Description
7:0	CHAN[7:0]	0 (0x00)	R/W	The 8-bit unsigned channel number, which is multiplied by the channel spacing setting and added to the base frequency.

0x0B: FSCTRL1 - Frequency Synthesizer Control

Bit	Field Name	Reset	R/W	Description
7:6			R0	Not used
5		0	R/W Use setting from SmartRF Studio [4]	
4:0	FREQ_IF[4:0]	15 (01111)	R/W	The desired IF frequency to employ in RX. Subtracted from FS base frequency in RX and controls the digital complex mixer in the demodulator.
				$f_{IF} = \frac{f_{XOSC}}{2^{10}} \cdot FREQ_IF$
				The default value gives an IF frequency of 381kHz, assuming a 26.0 MHz crystal.



0x0C: FSCTRL0 - Frequency Synthesizer Control

Bit	Field Name	Reset	R/W	Description
7:0	FREQOFF[7:0]	0 (0x00)	R/W	Frequency offset added to the base frequency before being used by the frequency synthesizer. (2s-complement).
				Resolution is $F_{XTAL}/2^{14}$ (1.59 kHz - 1.65kHz); range is ±202 kHz to ±210 kHz, dependent of XTAL frequency.

0x0D: FREQ2 - Frequency Control Word, High Byte

Bit	Field Name	Reset	R/W	Description
7:6	FREQ[23:22]	0 (00)	R	FREQ[23:22] is always 0 (the FREQ2 register is less than 36 with 26 - 27 MHz crystal)
5:0	FREQ[21:16]	30 (011110)	R/W	FREQ[23:0] is the base frequency for the frequency synthesiser in increments of $f_{xosc}/2^{16}$. $f_{carrier} = \frac{f_{xosc}}{2^{16}} \cdot FREQ[23:0]$

0x0E: FREQ1 - Frequency Control Word, Middle Byte

Bit	Field Name	Reset	R/W	Description
7:0	FREQ[15:8]	196 (0xC4)	R/W	Ref. FREQ2 register

0x0F: FREQ0 - Frequency Control Word, Low Byte

Bit	Field Name	Reset	R/W	Description
7:0	FREQ[7:0]	236 (0xEC)	R/W	Ref. FREQ2 register

0x10: MDMCFG4 - Modem Configuration

Bit	Field Name	Reset	R/W	Description
7:6	CHANBW_E[1:0]	2 (10)	R/W	
5:4	CHANBW_M[1:0]	0 (00)	R/W	Sets the decimation ratio for the delta-sigma ADC input stream and thus the channel bandwidth.
				$BW_{channel} = \frac{f_{xosc}}{8 \cdot (4 + CHANBW_M) \cdot 2^{CHANBW_E}}$
				The default values give 203 kHz channel filter bandwidth, assuming a 26.0 MHz crystal.
3:0	DRATE_E[3:0]	12 (1100)	R/W	The exponent of the user specified symbol rate

0x11: MDMCFG3 - Modem Configuration

Bit	Field Name	Reset	R/W	Description
7:0	DRATE_M[7:0]	34 (0x22)	R/W	The mantissa of the user specified symbol rate. The symbol rate is configured using an unsigned, floating-point number with 9-bit mantissa and 4-bit exponent. The 9^{th} bit is a hidden "1". The resulting data rate is:
				$R_{DATA} = \frac{(256 + RATE_M) \cdot 2^{DRATE_E}}{2^{28}} \cdot f_{XOSC}$
				The default values give a data rate of 115.051 kBaud (closest setting to 115.2 kBaud), assuming a 26.0 MHz crystal.



0x12: MDMCFG2 - Modem Configuration

Bit	Field Name	Reset	R/W	Description	Description		
7	DEM_DCFILT_OFF	0	R/W	Disable dig	ital DC blocking filter before demodulator.		
				0 = Enable	(better sensitivity)		
				1 = Disable	(current optimized). Only for data rates ≤ 250 kBaud		
					nended IF frequency changes when the DC blocking is disabled. SmartRF Studio [4] to calculate correct register setting.		
6:4	MOD_FORMAT[2:0]	0 (000)	R/W	The modula	tion format of the radio signal		
				Setting	Modulation format		
				0 (000)	2-FSK		
				1 (001)	GFSK		
				2 (010)	Reserved		
				3 (011)	OOK		
				4 (100)	4-FSK		
				5 (101)	Reserved		
				6 (110)	Reserved		
				7 (111)	Reserved		
				4-FSK modulation cannot be used together with Manchester encoding			
3	MANCHESTER_EN	0	R/W	Enables Ma	anchester decoding. 0 =		
				Disable			
				1 = Enable			
					encoding cannot be used when using asynchronous serial		
2:0	SYNC_MODE[2:0]	2 (010)	R/W	Combined s	sync-word qualifier mode.		
				The values	0 and 4 disables preamble and sync word detection		
				bits need to	1, 2, 5, and 6 enables 16-bit sync word detection. Only 15 of 16 o match when using setting 1 or 5. The values 3 and 7 enables o word detection (only 30 of 32 bits need to match). Sync-word qualifier mode		
					No preamble/sync		
				1 (001)	15/16 sync word bits detected		
				2 (010)	16/16 sync word bits detected		
				3 (011)	30/32 sync word bits detected		
				4 (100)	No preamble/sync, carrier-sense above threshold		
				5 (101)	15/16 + carrier-sense above threshold		
				6 (110)	16/16 + carrier-sense above threshold		
				7 (111)	30/32 + carrier-sense above threshold		

HC210C-R

DATASH



0x13: MDMCFG1 - Modem Configuration

Bit	Field Name	Reset	R/W	Description	
7		0	R/W	R/W Use setting from SmartRF Studio [4]	
6:2			R0	Not used	
1:0	CHANSPC_E[1:0]	2 (10)	R/W	2 bit exponent of channel spacing	

0x14: MDMCFG0 - Modem Configuration

Bit	Field Name	Reset	R/W	Description
7:0	CHANSPC_M[7:0]	248 (0xF8)	R/W	8-bit mantissa of channel spacing. The channel spacing is multiplied by the channel number CHAN and added to the base frequency. It is unsigned and has the format: $\Delta f_{CHANNEL} = \frac{f_{XOSC}}{2^{18}} \cdot (256 + CHANSPC_M) \cdot 2^{CHANSPC_E}$ The default values give 199.951 kHz channel spacing (the closest setting to 200 kHz), assuming 26.0 MHz crystal frequency.

0x15: DEVIATN - Modem Deviation Setting

Bit	Field Name	Reset	R/W	Description			
7			R0	Not used.			
6:4	DEVIATION_E[2:0]	4 (100)	R/W	Deviation exp	Deviation exponent.		
3			R0	Not used.			
2:0	DEVIATION_M[2:0]	7 (111)	R/W	2-FSK/ GFSK/ 4-FSK	Specifies the expected frequency deviation of incoming signal, must be approximately right for demodulation to be performed reliably and robustly.		
				ООК	This setting has no effect.		

0x16: MCSM2 - Main Radio Control State Machine Configuration

Bit	Field Name	Reset	R/W	Description
7:5			R0	Not used
4	RX_TIME_RSSI	0	R/W	Direct RX termination based on RSSI measurement (carrier sense). For OOK modulation, RX times out if there is no carrier sense in the first 8 symbol periods.
3:0		7 (0111)	R/W	Use setting from SmartRF Studio [4]

0x17: MCSM1 - Main Radio Control State Machine Configuration

Bit	Field Name	Reset	R/W	Description		
7:6			R0	Not used		
5:4		3 (11)	R/W	Use settir	ng from SmartRF Studio [4]	
3:2	RXOFF_MODE[1:0]	0 (00)	R/W	Select wh	at should happen when a packet has been received.	
				Setting	Next state after finishing packet reception	
				0 (00)	IDLE	
				1 (01)	Reserved	
				2 (10)	Reserved	
				3 (11) Stay in RX		
1:0		0 (00)	R/W	Use settir	ng from SmartRF Studio [4]	

HC210C

DATA



0x18: MCSM0 - Main Radio Control State Machine Configuration

Bit	Field Name	Reset	R/W	Description	Description			
7:6			R0	Not used				
5:4	FS_AUTOCAL[1:0]	0 (00)	R/W	Automatical	lly calibrate when	going to to/from RX mode		
				Setting	When to perform	n automatic calibration		
				0 (00)	Never (manually	/ calibrate using SCAL strobe)		
				1 (01)	When going fror	m IDLE to RX		
				2 (10)	When going fror	m RX back to IDLE automatically		
				3 (11)	Every 4 th time automatically	when going from RX to IDLE		
3:2	PO_TIMEOUT	1 (01)	R/W		Programs the number of times the six-bit ripple counter must expire after the XOSC has settled before CHP_RDYn goes low. ³			
				If XOSC is on (stable) during power-down, PO_TIMEOUT shall be set so that the regulated digital supply voltage has time to stabilize before CHP_RDYn goes low (PO_TIMEOUT=2 recommended). Typical start-up time for the voltage regulator is 50 µs.				
					operation it is reco XOSC is off during	pommended to use PO_TIMEOUT = 2 p power-down.		
				Setting	Expire count	Timeout after XOSC start		
				0 (00)	1	Approx. 2.3 - 2.4 µs		
				1 (01)	16	Approx. 37 - 39 μs		
				2 (10) 64 Approx. 149 - 155 µs				
				3 (11) 256 Approx. 597 - 620 µs				
				Exact timeout depends on crystal frequency.				
1		0	R/W	Use setting from SmartRF Studio [4]				
0	XOSC_FORCE_ON	0	R/W	Force the X	OSC to stay on in	the SLEEP state.		

³ Note that the XOSC_STABLE signal will be asserted at the same time as the CHIP_RDYn signal; i.e. the PO_TIMEOUT delays both signals and does not insert a delay between the signals.



0x19: FOCCFG - Frequency Offset Compensation Configuration

Bit	Field Name	Reset	R/W	Description	Description			
7:6			R0	Not used				
5	FOC_BS_CS_GATE	1	R/W		emodulator freezes the frequency offset compensation and clock dback loops until the CS signal goes high.			
4:3	FOC_PRE_K[1:0]	2 (10)	R/W	The frequen detected.	cy compensation loop gain to be used before a sync word is			
				Setting	Freq. compensation loop gain before sync word			
				0 (00)	К			
				1 (01)	2К			
				2 (10)	ЗК			
				3 (11) 4K				
2	FOC_POST_K	1	R/W	The frequency compensation loop gain to be used after a sync word is detec				
				Setting	Freq. compensation loop gain after sync word			
				0	Same as FOC_PRE_K			
				1	K/2			
1:0	FOC_LIMIT[1:0]	2 (10)	R/W	The saturation	on point for the frequency offset compensation algorithm:			
				Setting	Saturation point (max compensated offset)			
				0 (00)	±0 (no frequency offset compensation)			
				1 (01)	±BW _{CHAN} /8			
				2 (10) ±BW _{CHAN} /4				
				3 (11) ±BW _{CHAN} /2				
				Frequency offset compensation is not supported for OOK. Always use FOC_LIMIT=0 with this modulation format.				



0x1A: BSCFG	Bit Synchronizatio	n Configuration

Bit	Field Name	Reset	R/W	Description		
7:6	BS_PRE_KI[1:0]	1 (01)	R/W		recovery feedback loop integral gain to be used before a sync letected (used to correct offsets in data rate):	
				Setting	Clock recovery loop integral gain before sync word	
				0 (00)	K	
				1 (01)	2 <i>K</i> /	
				2 (10)	3 <i>K</i> /	
				3 (11)	4 <i>K</i> ₁	
5:4	BS_PRE_KP[1:0]	2 (10)	R/W		recovery feedback loop proportional gain to be used before ord is detected.	
				Setting	Clock recovery loop proportional gain before sync word	
				0 (00)	K₽	
				1 (01)	2 <i>K</i> _₽	
				2 (10)	3₭₂	
				3 (11)	$4K_P$	
3	BS_POST_KI	1	R/W	The clock recovery feedback loop integral gain to be used after a sync word is detected.		
				Setting	Clock recovery loop integral gain after sync word	
				0	Same as BS_PRE_KI	
				1	K ₁ /2	
2	BS_POST_KP	1	R/W		c recovery feedback loop proportional gain to be used after a dis detected.	
				Setting	Clock recovery loop proportional gain after sync word	
				0	Same as BS_PRE_KP	
				1	\mathcal{K}_{P}	
1:0	BS_LIMIT[1:0]	0 (00)	R/W	The satur	ation point for the data rate offset compensation algorithm:	
				Setting Data rate offset saturation (max data rate difference)		
				0 (00) ±0 (No data rate offset compensation performed)		
				1 (01)	±3.125 % data rate offset	
				2 (10)	±6.25 % data rate offset	
				3 (11)	±12.5 % data rate offset	



0x1B: AGCCTRL2 - AGC Control

Bit	Field Name	Reset	R/W	Descripti	on
7:6	MAX_DVGA_GAIN[1:	0 (00)	R/W	Reduces	the maximum allowable DVGA gain.
	0]			Setting	Allowable DVGA settings
				0 (00)	All gain settings can be used
				1 (01)	The highest gain setting cannot be used
				2 (10)	The 2 highest gain settings cannot be used
				3 (11)	The 3 highest gain settings cannot be used
5:3	MAX_LNA_GAIN[2:0]	0 (000)	R/W		maximum allowable LNA + LNA 2 gain relative to the possible gain.
				Setting	Maximum allowable LNA + LNA 2 gain
				0 (000)	Maximum possible LNA + LNA 2 gain
				1 (001)	Approx. 2.6 dB below maximum possible gain
				2 (010)	Approx. 6.1 dB below maximum possible gain
				3 (011)	Approx. 7.4 dB below maximum possible gain
				4 (100)	Approx. 9.2 dB below maximum possible gain
				5 (101)	Approx. 11.5 dB below maximum possible gain
				6 (110)	Approx. 14.6 dB below maximum possible gain
				7 (111)	Approx. 17.1 dB below maximum possible gain
2:0	MAGN_TARGET[2:0]	3 (011)	R/W		s set the target value for the averaged amplitude from the annel filter (1 LSB = 0 dB).
				Setting	Target amplitude from channel filter
				0 (000)	24 dB
				1 (001)	27 dB
				2 (010)	30 dB
				3 (011)	33 dB
				4 (100)	36 dB
				5 (101)	38 dB
				6 (110)	40 dB
				7 (111)	42 dB



HC210C-R DATASHEET

0x1C: AGCCTRL1 - AGC Control

Bit	Field Name	Reset	R/W	Descriptio	n	
7			R0	Not used		
6	AGC_LNA_PRIORITY	1	R/W	Selects between two different strategies for LNA and LNA 2 gain adjustment. When 1, the LNA gain is decreased first. When 0, the LNA 2 gain is decreased to minimum before decreasing LNA gain.		
5:4	CARRIER_SENSE_REL_THR[1:0]	0 (00)	R/W	Sets the re	lative change threshold for asserting carrier sense	
				Setting	Carrier sense relative threshold	
				0 (00)	Relative carrier sense threshold disabled	
				1 (01)	6 dB increase in RSSI value	
				2 (10)	10 dB increase in RSSI value	
				3 (11) 14 dB increase in RSSI value		
3:0	CARRIER_SENSE_ABS_THR[3:0]	0 (0000)	R/W	Sets the absolute RSSI threshold for asserting carrier sense. The 2-complement signed threshold is programmed in steps of 1 dB and is relative to the MAGN_TARGET setting.		
				Setting	Carrier sense absolute threshold	
					(Equal to channel filter amplitude when AGC has not decreased gain)	
				-8 (1000)	Absolute carrier sense threshold disabled	
				-7 (1001)	7 dB below MAGN_TARGET setting	
				-1 (1111)	1 dB below MAGN_TARGET setting	
				0 (0000) At MAGN_TARGET setting 1 (0001) 1 dB above MAGN_TARGET setting		
				7 (0111)	7 dB above MAGN_TARGET setting	



0x1D: AGCCTRL0 - AGC Control

Bit	Field Name	Reset	R/W	Descripti	ion		
7:6	HYST_LEVEL[1:0]	2 (10)	R/W	Sets the level of hysteresis on the magnitude deviation (internal AGC signal that determine gain changes).			
				Setting	Description		
				0 (00)	No hysteresis, small symmetric dead zone, high gain		
				1 (01)	Low hysteresis, sma gain	Il asymmetric dead zone, medium	
				2 (10)	Medium hysteresis, medium gain	medium asymmetric dead zone,	
				3 (11)	Large hysteresis, large	e asymmetric dead zone, low gain	
5:4	WAIT_TIME[1:0]	1 (01)	R/W			er samples from a gain adjustment algorithm starts accumulating new	
				Setting	Channel filter samples	3	
				0 (00)	8		
				1 (01)	16		
				2 (10)	24		
				3 (11)	32		
3:2	AGC_FREEZE[1:0]	0 (00)	R/W	Control w	hen the AGC gain shou	ld be frozen.	
				Setting	Function		
				0 (00)	Normal operation. Alw	ays adjust gain when required.	
				1 (01)	The gain setting is fr found.	ozen when a sync word has been	
				2 (10)	Manually freeze the a to adjust the digital ga	analogue gain setting and continue in.	
				3 (11)		n the analogue and the digital gain ually overriding the gain.	
1:0	FILTER_LENGTH[1:0]	1 (01)	R/W	2-FSK an the chanr		aging length for the amplitude from	
				OOK: Sets the OOK decision boundary for OOK reception.			
				Setting	Channel filter	OOK decision boundary	
				0 (00) 8 4 dB		4 dB	
				1 (01)	16	8 dB	
				2 (10)	32	12 dB	
				3 (11)	64	16 dB	

0x20: RESERVED

Bit	Field Name	Reset	R/W	Description
7:3		31 (11111)	R/W	Use setting from SmartRF Studio [4]
2			R0	Not used
1:0		0 (00)	R/W	Use setting from SmartRF Studio [4]



0x21: FREND1 - Front End RX Configuration

Bit	Field Name	Reset	R/W	Description
7:6	LNA_CURRENT[1:0]	1 (01)	R/W	Adjusts front-end LNA PTAT current output
5:4	LNA2MIX_CURRENT[1:0]	1 (01)	R/W	Adjusts front-end PTAT outputs
3:2	LODIV_BUF_CURRENT_RX[1:	1 (01)	R/W	Adjusts current in RX LO buffer (LO input to mixer)
1:0	MIX_CURRENT[1:0]	2 (10)	R/W	Adjusts current in mixer

0x23: FSCAL3 - Frequency Synthesizer Calibration

Bit	Field Name	Reset	R/W	Description
7:6	FSCAL3[7:6]	2 (10)	R/W	Frequency synthesizer calibration configuration. The value to write in this field before calibration is given by the SmartRF Studio software [4].
5:4	CHP_CURR_CAL_EN[1:0]	2 (10)	R/W	Disable charge pump calibration stage when 0.
3:0	FSCAL3[3:0]	9 (1001)	R/W	Frequency synthesizer calibration result register. Digital bit vector defining the charge pump output current, on an exponential scale: $I_OUT = I_0 \cdot 2^{FSCAL3[3:0]/4}$

0x24: FSCAL2 - Frequency Synthesizer Calibration

Bit	Field Name	Reset	R/W	Description
7:6			R0	Not used
5	VCO_CORE_H_EN	0	R/W	Choose high (1) / low (0) VCO
4:0	FSCAL2[4:0]	10 (01010)	R/W	Frequency synthesizer calibration result register. VCO current calibration result and override value. Please see Section 25.2 for more details.

0x25: FSCAL1 - Frequency Synthesizer Calibration

Bit	Field Name	Reset	R/W	Description
7:6			R0	Not used
5:0	FSCAL1[5:0]	32 (0x20)	R/W	Frequency synthesizer calibration result register. Capacitor array setting for VCO coarse tuning. Please see Section 25.2 for more details.

0x26: FSCAL0 - Frequency Synthesizer Calibration

Bit	Field Name	Reset	R/W	Description
7			R0	Not used
6:0	FSCAL0[6:0]	13 (0x0D)	R/W	Frequency synthesizer calibration control. The value to use in this register is given by the SmartRF Studio software [4].



26.2 Configuration Register Details - Registers that Loose Programming in SLEEP State

0x29: RESERVED

Bit	Field Name	Reset	R/W	Description
7:0		89 (0x59)	R/W	Use setting from SmartRF Studio [4]

0x2A: RESERVED

Bit	Field Name	Reset	R/W	Description
7:0		127 (0x7F)	R/W	Use setting from SmartRF Studio [4]

0x2B: RESERVED

Bit	Field Name	Reset	R/W	Description
7:0		63 (0x3F)	R/W	Use setting from SmartRF Studio [4]

0x2C: TEST2 - Various Test Settings

Bit	Field Name	Reset	R/W	Description
7:0	TEST2[7:0]	136 (0x88)	R/W	Use setting from SmartRF Studio [4]
				This register will be forced to 0x88 or 0x81 when it wakes up from SLEEP mode, depending on the configuration of FIFOTHR.ADC_RETENTION. Note that the value read from this register when waking up from SLEEP always is the reset value (0x88) regardless of the ADC_RETENTION setting. The inverting of some of the bits due to the ADC_RETENTION setting is only seen INTERNALLY in the analog part.

0x2D: TEST1 - Various Test Settings

Bit	Field Name	Reset	R/W	Description
7:0	TEST1[7:0]	49 (0x31)	R/W	Use setting from SmartRF Studio [4]
				This register will be forced to 0x31 or 0x35 when it wakes up from SLEEP mode, depending on the configuration of FIFOTHR.ADC_RETENTION.
				Note that the value read from this register when waking up from SLEEP always is the reset value (0x31) regardless of the ADC_RETENTION setting. The inverting of some of the bits due to the ADC_RETENTION setting is only seen INTERNALLY in the analog part.

0x2E: TEST0 - Various Test Settings

Bit	Field Name	Reset	R/W	Description
7:2	TEST0[7:2]	2 (000010)	R/W	Use setting from SmartRF Studio [4]
1	VCO_SEL_CAL_EN	1	R/W	Enable VCO selection calibration stage when 1
0	TEST0[0]	1	R/W	Use setting from SmartRF Studio [4]



26.3 Status Register Details

0x30 (0xF0): PARTNUM - Chip ID

Bit	Field Name	Reset	R/W	Description
7:0	PARTNUM[7:0]	0 (0x00)	R	Chip part number

0x31 (0xF1): VERSION - Chip ID

Bit	Field Name	Reset	R/W	Description
7:0	VERSION[7:0]	8 (0x08)	R	Chip version number.

0x32 (0xF2): FREQEST - Frequency Offset Estimate from Demodulator

Bit	Field Name	Reset	R/W	Description
7:0	FREQOFF_EST		R	The estimated frequency offset (2"s complement) of the carrier. Resolution is $F_{XTAL}/2^{14}$ (1.59 - 1.65 kHz); range is ±202 kHz to ±210 kHz, depending on XTAL frequency. Frequency offset compensation is only supported for 2-FSK, GFSK, and 4-FSK modulation. This register will read 0 when using OOK modulation.

0x33 (0xF3): CRC_REG - CRC OK

Bit	Field Name	Reset	R/W	Description
7	CRC OK		R	The last CRC comparison matched. Cleared when entering/restarting RX mode.
6:0			R	Reserved

0x34 (0xF4): RSSI - Received Signal Strength Indication

Bit	Field Name	Reset	R/W	Description	
7:0	RSSI		R	Received signal strength indicator	



Sub GHz FSK/OOK Receiver Module

DATASHEET

0x35 (0xF5): MARCSTATE - Main Radio Control State Machine State

Bit	Field Name	Reset	R/W	Description		
7:5			R0	Not used		
4:0	MARC_STATE[4:0]		R	Main Radio	Control FSM State	
				Value	State name	State (Figure 21, page 35)
				0 (0x00)	SLEEP	SLEEP
				1 (0x01)	IDLE	IDLE
				2 (0x02)	XOFF	XOFF
				3 (0x03)	VCOON_MC	MANCAL
				4 (0x04)	REGON_MC	MANCAL
				5 (0x05)	MANCAL	MANCAL
				6 (0x06)	VCOON	FS_WAKEUP
				7 (0x07)	REGON	FS_WAKEUP
				8 (0x08)	STARTCAL	CALIBRATE
				9 (0x09)	BWBOOST	SETTLING
				10 (0x0A)	FS_LOCK	SETTLING
				11 (0x0B)	IFADCON	SETTLING
				12 (0x0C)	ENDCAL	CALIBRATE
				13 (0x0D)	RX	RX
				14 (0x0E)	RX_END	RX
				15 (0x0F)	RX_RST	RX
				16 (0x10)	Reserved	
				17 (0x11)	RXFIFO_OVERFLOW	RXFIFO_OVERFLOW
				18 (0x12) -	Reserved	
				22 (0x16)		
				numbers be		< the SLEEP or XOFF state will make the chip enter the states.



Sub GHz FSK/OOK Receiver Module

DATASHEET

0x38 (0xF8): PKTSTATUS - Current GDOx Status and Packet Status

Bit	Field Name	Reset	R/W	Description
7	CRC_OK		R	The last CRC comparison matched. Cleared when entering/restarting RX mode.
6	CS		R	Carrier sense. Cleared when entering IDLE mode.
5			R	Reserved
4			R	Reserved
3	SFD		R	Start of Frame Delimiter. This bit is asserted when sync word has been received and de-asserted at the end of the packet. It will also de-assert when a packet is discarded due to address or maximum length filtering or the radio enters RXFIFO_OVERFLOW state.
2	GDO2		R	Current GDO2 value. Note: the reading gives the non-inverted value irrespective of what IOCFG2.GDO2_INV is programmed to.
				It is not recommended to check for PLL lock by reading PKTSTATUS[2]
1			R0	Not used
0	GDO0		R	Current GDO0 value. Note: the reading gives the non-inverted value irrespective of what IOCFG0.GDO0_INV is programmed to. It is not recommended to check for PLL lock by reading PKTSTATUS[0] with GDO0_CFG=0x0A.

0x3B (0xFB): RXBYTES - Overflow and Number of Bytes

Bit	Field Name	Reset	R/W	Description
7	RXFIFO_OVERFLOW		R	
6:0	NUM_RXBYTES		R	Number of bytes in RX FIFO




HC210C-R

Sub GHz FSK/OOK Receiver Module

DATASHEET

27 Module Package OutlineDrawing

Unit: mm






HC210C-R

DATASHEET

Sub GHz FSK/OOK Receiver Module

28 Recommended PCB Land Pattern





29 Tray Packaging,




Figure 23. Package Outline Drawing

Note:

tray packaging, 60pcs/tray.




HC210C-R

Sub GHz FSK/OOK Receiver Module

DATASHEET

30 Ordering Information:



31 Module Revisions:

 Table 33
 Revision History

Revisions	Date	Updated History
Rev1.0	April 2016	The first final release



DATASHEET

32 Contact us:

LJ ELECTRONICS TECHNOLOGY LIMITED Address: The 2nd Floor (west side), JieAn Industrial Park, The 1st Industrial Road, TuTang Village, ChangPing Town, DongGuan City, GuangDong, China TEL: 0769-81096302 0769-81096303 FAX: 0769-81096306 E-mail: sales@ljelect.com Http://www.ljelect.com

All Rights Reserved. LJelect reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design. The information contained within is believed to be accurate and reliable. However, LJelect does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein.