

DATASHEET

### **APPLICATIONS**

- Ultra low-power wireless applications operating in the 315/433/868/915 MHz ISM/SRD bands
- Wireless alarm and security systems
- Industrial monitoring and control

- Wireless sensor networks
- AMR Automatic Meter Reading
- Home and building automation
- Wireless MBUS

## **Product Description**


**HC210C-TR** is a low-cost sub-1 GHz transceiver designed for very low-power wireless applications. The circuit is mainly intended for the ISM (Industrial, Scientific and Medical) and SRD (Short Range Device) frequency bands at 315, 433, 868, and 915 MHz, but can easily be programmed for operation at other frequencies in the 300-348 MHz, 387-464 MHz and 779-928 MHz bands.

**HC210C-TR** is an improved and code compatible version of the **CC1100** RF transceiver. The main improvements on the **HC210C-TR** include [1]:

- · Improved spurious response
- Better close-in phase noise thus improved Adjacent Channel Power (ACP) performance
- Higher input saturation level
- Improved output power ramping
- Extended frequency bands of operation, i.e.

**CC1100**: 400-464 MHz and 800-928 MHz

**HC210C-TR**: 387-464 MHz and 779-928 MHz



The RF transceiver is integrated with a highly configurable baseband modem. The modem supports various modulation formats and has a configurable data rate up to 500 kBaud.

**HC210C-TR** provides extensive hardware support for packet handling, data buffering, burst transmissions, clear channel assessment, link quality indication, and wake-on-radio.

The main operating parameters and the 64-byte transmit/receive FIFOs of **#C210C-TR** can be controlled via an SPI interface. In a typical system, the **#C210C-TR** will be used together with a microcontroller and a few additional passive components.



## **Key Features**

## RF Performance

- High sensitivity
  - -116 dBm at 0.6 kBaud, 433 MHz, 1% packet error rate
  - -112 dBm at 1.2 kBaud, 868 MHz,
     1% packet error rate
- Low current consumption (14.7 mA in RX, 1.2 kBaud, 868 MHz)
- Programmable output power up to +12 dBm for all supported frequencies
- Excellent receiver selectivity and blocking performance
- Programmable data rate from 0.6 to 600 kbps
- Frequency bands: 300-348 MHz, 387-464 MHz and 779-928 MHz

## Analog Features

- 2-FSK, 4-FSK, GFSK, and MSK supported as well as OOK and flexible ASK shaping
- Suitable for frequency hopping systems due to a fast settling frequency synthesizer; 75 µs settling time
- Automatic Frequency Compensation (AFC) can be used to align the frequency synthesizer to the received signal centre frequency
- Integrated analog temperature sensor

### Digital Features

- Flexible support for packet oriented systems; On-chip support for sync word detection, address check, flexible packet length, and automatic CRC handling
- Efficient SPI interface; All registers can be programmed with one "burst" transfer
- Digital RSSI output
- Programmable channel filter bandwidth
- Programmable Carrier Sense (CS) indicator

- Programmable Preamble Quality Indicator (PQI) for improved protection against false sync word detection in random noise
- Support for automatic Clear Channel Assessment (CCA) before transmitting (for listen-before-talk systems)
- Support for per-package Link Quality Indication (LQI)
- Optional automatic whitening and dewhitening of data

## Low-Power Features

- 200 nA sleep mode current consumption
- Fast startup time; 240 µs from sleep to RX or TX mode (measured on EM reference design [2] and [3])
- Wake-on-radio functionality for automatic low-power RX polling
- Separate 64-byte RX and TX data FIFOs (enables burst mode data transmission)

## General

- Green package: RoHS compliant and no antimony or bromine
- Small size (18.58×12.1mm package, 12 pins)
- Suited for systems targeting compliance with EN 300 220 (Europe) and FCC CFR Part 15 (US)
- Suited for systems targeting compliance with the Wireless MBUS standard EN 13757-4:2005
- Support for asynchronous and synchronous serial receive/transmit mode for backwards compatibility with existing radio communication protocols

Rev1.0 Page 2 Web: www.ljelect.com

Web: www.ljelect.com



## Sub GHz FSK/OOK Transceiver Module

## **DATASHEET**

Table of Contents	Page
1 Absolute Maximum Ratings	
2 Operating Conditions.	
3 General Characteristics	
4 Electrical Specifications	
4.1 Current Consumption	
4.2 RF Receive Section	
4.3 RF Transmit Section	
4.4 Crystal Oscillator	
4.5 Low Power RC Oscillator	
4.6 Frequency Synthesizer Characteristics	
4.8 DC Characteristics	
4.9 Power-On Reset	
5 Pin Configuration	
6 Circuit Description	
7 Application Circuit	
8 Configuration Overview	
9 Configuration Software	
10 4-wire Serial Configuration and Data Interface	
10.1 Chip Status Byte	
10.2 Register Access	
10.3 SPI Read	
10.4 Command Strobes	
10.5 FIFO Access	
10.6 PATABLE Access	
11 Microcontroller Interface and Pin Configuration	30
11.1 Configuration Interface	
11.2 General Control and Status Pins	
11.3 Optional Radio Control Feature	
13 Receiver Channel Filter Bandwidth	
14 Demodulator, Symbol Synchronizer, and Data Decision	
14.1 Frequency Offset Compensation	
14.2 Bit Synchronization	
14.3 Byte Synchronization	
15 Packet Handling Hardware Support	
15.1 Data Whitening	
15.2 Packet Format	
15.3 Packet Filtering in Receive Mode	
15.4 Packet Handling in Transmit Mode	
15.5 Packet Handling in Receive Mode	
15.6 Packet Handling in Firmware	
16 Modulation Formats	
16.1 Frequency Shift Keying	
16.2 Minimum Shift Keying	
16.3 Amplitude Modulation	
17 Received Signal Qualifiers and Link Quality Information	
17.1 Sync Word Qualifier	
17.2 Preamble Quality Threshold (PQT)	
17.3 KSS1	
17.4 Carrier Sense (CS)	
17.5 Clear Chainter Assessment (CCA)	
18 Forward Error Correction with Interleaving	
18.1 Forward Error Correction (FEC).	
18.2 Interleaving	
19 Radio Control	
19.1 Power-On Start-Up Sequence	
19.2 Crystal Control	
19.3 Voltage Regulator Control	
19.4 Active Modes	
19.5 Wake On Radio (WOR)	
19.6 Timing	
19.7 RX Termination Timer	
20 Data FIFO	54

Web: www.ljelect.com



Sub GHz FSK/OOK Transceiver Module

### 21 Frequency Programming 27.2 Synchronous Serial Operation 61 28 System Considerations and Guidelines 62 28.1 SRD Regulations 62 28.2 Frequency Hopping and Multi-Channel Systems 62 28.5 Data Burst Transmissions 63 28.6 Continuous Transmissions 63 28.8 Battery Operated Systems 64 28.9 Increasing Output Power 64 29 Configuration Registers 64 31 Recommended PCB Land Pattern 95 33 Ordering Information: 96 34 Module Revisions: 96 35 Contact us: 97 **Index of Figures** Page Figure 1: Typical RX Current Consumption over Temperature and Input Power Level, 868/915 MHz, Sensitivity Optimized Setting Figure 2: Typical Selectivity at 1.2 kBaud Data Rate, 868.3 MHz, GFSK, 5.2 kHz Deviation. IF Frequency is 152.3 kHz and the Figure 3: Typical Selectivity at 38.4 kBaud Data Rate, 868 MHz, GFSK, 20 kHz Deviation. IF Frequency is 152.3 kHz and the Figure 4: Typical Selectivity at 250 kBaud Data Rate, 868 MHz, GFSK, IF Frequency is 304 kHz and the Digital Channel Filter Figure 5: Typical Selectivity at 500 kBaud Data Rate, 868 MHz, GFSK, IF Frequency is 355 kHz and the Digital Channel Filter Figure 8: Simplified State Diagram, with Typical Current Consumption at 1.2 kBaud Data Rate and Figure 11: SRES Command Strobe 28 Figure 23: Number of Bytes in FIFO vs. the GDO Signal (GDOx\_CFG=0x00in RX and GDOx\_CFG=0x02in TX, FIFO\_THR=13). 55



## **DATASHEET**

Figure 25: PA_POWERand PATABLE	58
Figure 26: Shaping of ASK Signal	59
Figure 27: Block Diagram of HC210C-TR Usage with External Power Amplifier	64
Figure 28. Package Outline Drawing	
	Page
Table 1: Absolute Maximum Ratings	
Table 2: Operating Conditions	
Table 3: General Characteristics	
Table 4: Current Consumption	
Table 5: Typical TX Current Consumption over Temperature and Supply Voltage, 868 MHz	10
Table 6: Typical TX Current Consumption over Temperature and Supply Voltage, 915 MHz	
Table 7: RF Receive Section	
Table 8: Typical Sensitivity over Temperature and Supply Voltage, 868 MHz, Sensitivity Optimized Setting	
Table 9: Typical Sensitivity over Temperature and Supply Voltage, 915 MHz, Sensitivity Optimized Setting	
Table 10: RF Transmit Section	
Table 11: Typical Variation in Output Power over Temperature and Supply Voltage, 868 MHz	
Table 12: Typical Variation in Output Power over Temperature and Supply Voltage, 915 MHz	
Table 13: Crystal Oscillator Parameters	
Table 14: RC Oscillator Parameters	
Table 15: Frequency Synthesizer Parameters	
Table 16: Analog Temperature Sensor Parameters	
Table 17: DC Characteristics	
Table 18: Power-On Reset Requirements	
Table 19: Pinout Overview	
Table 20. BOM of Typical Application	
Table 21: SPI Interface Timing Requirements	
Table 22: Status Byte Summary	
Table 23: Optional Pin Control Coding	
Table 24: Data Rate Step Size (assuming a 26 MHz crystal)	
Table 25: Channel Filter Bandwidths [kHz] (assuming a 26 MHz crystal)	
Table 26: Received Packet Status Byte 1 (first byte appended after the data)	
Table 27: Received Packet Status Byte 2 (second byte appended after the data)	
Table 28: Symbol Encoding for 2-FSK/GFSK and 4-FSK Modulation	
Table 29: Sync Word Qualifier Mode	
Table 31: Typical RSSI Value in dBm at CS Threshold with Default MAGN_TARGETat 2.4 kBaud, 868 MHz	
Table 32: Typical RSSI Value in dBm at CS Threshold with Default MAGN_TARGET at 2.4 KBaud, 868 MHz	45
Table 33: Overall State Transition Times (Example for 26 MHz crystal oscillator, 250 kBaud data rate, and TEST	
(maximum calibration time)).	
Table 34. Frequency Synthesizer Calibration Times (26/27 MHz crystal)	
Table 35: FIFO_THRSettings and the Corresponding FIFO Thresholds	553
Table 36: Optimum PATABLE Settings for Various Output Power Levels and Frequency Bands Using Wire-Wound Inc	ductors in
868/915 MHz Frequency Bands	
Table 37: Output Power and Current Consumption for Default PATABLE Setting Using Wire- Wound Inductors in 868/	
Frequency Bands	
Table 38: Optimum PATABLE Settings for Various Output Power Levels and Frequency Bands Using Multi-layer Inductor	
Table 39: Output Power and Current Consumption for Default PATABLE Setting Using Multi-layer Inductors	
Table 40: GDOx Signal Selection (x = 0, 1, or 2)	
Table 41: Command Strobes	
Table 42: Configuration Registers Overview	
Table 43: Status Registers Overview	
Table 44: SPI Address Space (see next page)	
Table 45 Revision History	



DATASHEET

## **Abbreviations**

Abbreviations used in this data sheet are described below.

2-FSK 4-FSK	Binary Frequency Shift Keying Quaternary Frequency Shift	MSB MSK	Most Significant Bit Minimum Shift Keying
ACP	Keying Adjacent Channel Power	N/A	Not Applicable
ADC	Analog to Digital Converter	NRZ	Non Return to Zero (Coding)
. 50		0.077	0.000
AFC AGC	Automatic Frequency Compensation Automatic Gain Control	OOK PA	On-Off Keying Power Amplifier
			Printed Circuit Board
AMR	Automatic Meter Reading	PCB	
ASK	Amplitude Shift Keying	PD	Power Down
BER	Bit Error Rate	PER	Packet Error Rate
BT	Bandwidth-Time product	PLL	Phase Locked Loop
CCA	Clear Channel Assessment	POR	Power-On Reset
CFR	Code of Federal Regulations	PQI	Preamble Quality Indicator
CRC	Cyclic Redundancy Check	PQT	Preamble Quality Threshold
CS	Carrier Sense	PTAT	Proportional To Absolute Temperature
CW	Continuous Wave (Unmodulated Carrier)	QLP	Quad Leadless Package
DC	Direct Current	QPSK	Quadrature Phase Shift Keying
DVGA	Digital Variable Gain Amplifier	RC	Resistor-Capacitor
ESR	Equivalent Series Resistance	RF	Radio Frequency
FCC	Federal Communications Commission	RSSI	Received Signal Strength Indicator
FEC	Forward Error Correction	RX	Receive, Receive Mode
FIFO	First-In-First-Out	SAW	Surface Aqustic Wave
FHSS	Frequency Hopping Spread Spectrum	SMD	Surface Mount Device
FS	Frequency Synthesizer	SNR	Signal to Noise Ratio
GFSK	Gaussian shaped Frequency Shift Keying	SPI	Serial Peripheral Interface
IF	Intermediate Frequency	SRD	Short Range Devices
I/Q	In-Phase/Quadrature	TBD	To Be Defined
ISM	Industrial, Scientific, Medical	T/R	Transmit/Receive
LC	Inductor-Capacitor	TX	Transmit, Transmit Mode
LNA	Low Noise Amplifier	UHF	Ultra High frequency
LO	Local Oscillator	VCO	Voltage Controlled Oscillator
LSB	Least Significant Bit	WOR	Wake on Radio, Low power polling
LQI	Link Quality Indicator	XOSC	Crystal Oscillator
MCU	Microcontroller Unit	XTAL	Crystal
			•

Rev1.0 Page 6 Web: www.ljelect.com

## **DATASHEET**

## 1 Absolute Maximum Ratings

Under no circumstances must the absolute maximum ratings given in Table 1 be violated. Stress exceeding one or more of the limiting values may cause permanent damage to the device.

**Table 1: Absolute Maximum Ratings** 

Parameter	Min	Max	Units	Condition
Supply voltage	-0.3	3.9	V	All supply pins must have the same voltage
Voltage on any digital pin	-0.3	VDD + 0.3, max 3.9	V	
Voltage on the pins RF_P, RF_N, DCOUPL, RBIAS	-0.3	2.0	V	
Voltage ramp-up rate		120	kV/μs	
Input RF level		+10	dBm	
Storage temperature range	-50	150	□ ℃	
Solder reflow temperature		260	□ ℃	According to IPC/JEDEC J-STD-020
ESD		750	V	According to JEDEC STD 22, method A114, Human Body Model (HBM)
ESD		400	V	According to JEDEC STD 22, C101C, Charged Device Model (CDM)



**Caution!** ESD sensitive device. Precaution should be used when handling the device in order to prevent permanent damage.

# 2 Operating Conditions

The operating conditions for **HC210C-TR** are listed Table 2 in below.

#### **Table 2: Operating Conditions**

Parameter	Min	Max	Unit	Condition
Operating temperature	-40	85	$^{\circ}$	
Operating supply voltage	1.8	3.6	V	All supply pins must have the same voltage

## 3 General Characteristics

**Table 3: General Characteristics** 

Parameter	Min	Тур	Max	Unit	Condition/Note
	300		348	MHz	
Frequency range	387		464	MHz	If using a 27 MHz crystal, the lower frequency limit for this band is 392 MHz
	779		928	MHz	
	0.6		500	kBaud	2-FSK
	0.6		250	kBaud	GFSK, OOK, and ASK
Data rate	0.6		300	kBaud	4-FSK (the data rate in kbps will be twice the baud rate)
Bala rato					(Shaped) MSK (also known as differential offset QPSK).
	26		500	kBaud	Optional Manchester encoding (the data rate in kbps will be half the baud rate)

# **4 Electrical Specifications**

## **4.1 Current Consumption**

 $T_A = 25^{\circ}C$ , VDD = 3.0 V if nothing else stated. All measurement results are obtained using the HC210C-TREM reference designs ([2] and [3]). Reduced current settings (MDMCFG2.DEM\_DCFILT\_OFF=1) gives a slightly lower current consumption at the cost of a reduction in sensitivity. See Table 7 for additional details on current consumption and sensitivity.

Parameter	Min	Тур	Max	Unit	Condition
		0.2	1	μА	Voltage regulator to digital part off, register values retained (SLEEP state). All GDO pins programmed to 0x2F (HW to 0)
Current consumption in	0.5			μА	Voltage regulator to digital part off, register values retained, low-power RC oscillator running (SLEEP state with WOR enabled)
power down modes		100		μА	Voltage regulator to digital part off, register values retained, XOSC running (SLEEP state with MCSM0.OSC_FORCE_ON set)
		165		μА	Voltage regulator to digital part on, all other modules in power down (XOFF state)
		8.8		μА	Automatic RX polling once each second, using low-power RC oscillator, with 542 kHz filter bandwidth and 250 kBaud data rate, PLL calibration every 4th wakeup. Average current with signal in channel below carrier sense level (MCSM2.RX_TIME_RSSI=1)
		35.3		μА	Same as above, but with signal in channel above carrier sense level, 1.96 ms RX timeout, and no preamble/sync word found
Current consumption		1.4		μА	Automatic RX polling every 15th second, using low-power RC oscillator, with 542 kHz filter bandwidth and 250 kBaud data rate, PLL calibration every 4th wakeup. Average current with signal in channel below carrier sense level (MCSM2.RX_TIME_RSSI=1)
		39.3		μА	Same as above, but with signal in channel above carrier sense level, 36.6 ms RX timeout, and no preamble/sync word found
		1.7		mA	Only voltage regulator to digital part and crystal oscillator running (IDLE state)
		8.4		mA	Only the frequency synthesizer is running (FSTXON state). This currents consumption is also representative for the other intermediate states when going from IDLE to RX or TX, including the calibration state
		15.4		mA	Receive mode, 1.2 kBaud, reduced current, input at sensitivity limit
		14.4		mA	Receive mode, 1.2 kBaud, register settings optimized for reduced current, input well above sensitivity limit
		15.2		mA	Receive mode, 38.4 kBaud, register settings optimized for reduced current, input at sensitivity limit
Current consumption,		14.3		mA	Receive mode, 38.4 kBaud, register settings optimized for reduced current, input well above sensitivity limit
315 MHz	315 MHz	16.5		mA	Receive mode, 250 kBaud, register settings optimized for reduced current, input at sensitivity limit
		15.1		mA	Receive mode, 250 kBaud, register settings optimized for reduced current, input well above sensitivity limit
		27.4		mA	Transmit mode, +10 dBm output power
		15.0		mA	Transmit mode, 0 dBm output power
		12.3		mA	Transmit mode, –6 dBm output power



DATASHEET

**Table 4: Current Consumption** 

Table 4: Current Cons Parameter	Min	Тур	Max	Unit	Condition
Current consumption, 433 MHz		16.0		mA	Receive mode, 1.2 kBaud, register settings optimized for reduced current, input at sensitivity limit
		15.0		mA	Receive mode, 1.2 kBaud, register settings optimized for reduced current, input well above sensitivity limit
		15.7		mA	Receive mode, 38.4 kBaud, register settings optimized for reduced current, input at sensitivity limit
		15.0		mA	Receive mode, 38.4 kBaud, register settings optimized for reduced current, input well above sensitivity limit
		17.1		mA	Receive mode, 250 kBaud, register settings optimized for reduced current, input at sensitivity limit
		15.7		mA	Receive mode, 250 kBaud, register settings optimized for reduced current, input well above sensitivity limit
		29.2		mA	Transmit mode, +10 dBm output power
		16.0		mA	Transmit mode, 0 dBm output power
		13.1		mA	Transmit mode, –6 dBm output power
Current consumption, 868/915 MHz		15.7		mA	Receive mode, 1.2 kBaud, register settings optimized for reduced current, input at sensitivity limit.  See Figure 1 for current consumption with register settings optimized for sensitivity.
		14.7		mA	Receive mode, 1.2 kBaud, register settings optimized for reduced current, input well above sensitivity limit.
					See Figure 1 for current consumption with register settings optimized for sensitivity.
		15.6		mA	Receive mode, 38.4 kBaud, register settings optimized for reduced current, input at sensitivity limit.
					See Figure 1 for current consumption with register settings optimized for sensitivity.
		14.6		mA	Receive mode, 38.4 kBaud, register settings optimized for reduced current, input well above sensitivity limit.
					See Figure 1 for current consumption with register settings optimized for sensitivity.
		16.9		mA	Receive mode, 250 kBaud, register settings optimized for reduced current, input at sensitivity limit.
					See Figure 1 for current consumption with register settings optimized for sensitivity.
		15.6		mA	Receive mode, 250 kBaud, register settings optimized for reduced current, input well above sensitivity limit.
					See Figure 1 for current consumption with register settings optimized for sensitivity.
		34.2		mA	Transmit mode, +12 dBm output power, 868 MHz
		30.0		mA	Transmit mode, +10 dBm output power, 868 MHz
		16.8		mA	Transmit mode, 0 dBm output power, 868 MHz
		16.4		mA	Transmit mode, –6 dBm output power, 868 MHz.
		33.4		mA	Transmit mode, +11 dBm output power, 915 MHz
		30.7		mA	Transmit mode, +10 dBm output power, 915 MHz
		17.2		mA	Transmit mode, 0 dBm output power, 915 MHz
		17.0		mA	Transmit mode, –6 dBm output power, 915 MHz



**DATASHEET** 

Table 5: Typical TX Current Consumption over Temperature and Supply Voltage, 868 MHz

		Supply Vo VDD =			Supply Vol VDD = 3		Supply Voltage VDD = 3.6 V			
Temperature [°C]	-40	25	85	-40	25	85	-40	25	85	
Current [mA], PATABLE=0xC0, +12 dBm	32.7	31.5	30.5	35.3	34.2	33.3	35.5	34.4	33.5	
Current [mA], PATABLE=0xC5, +10 dBm	30.1	29.2	28.3	30.9	30.0	29.4	31.1	30.3	29.6	
Current [mA], PATABLE=0x50, 0 dBm	16.4	16.0	15.6	17.3	16.8	16.4	17.6	17.1	16.7	

Table 6: Typical TX Current Consumption over Temperature and Supply Voltage, 915 MHz

		Supply Vo VDD =			Supply Vol VDD = 3		Supply Voltage VDD = 3.6 V			
Temperature [°C]	-40	25	85	-40	25	85	-40	25	85	
Current [mA], PATABLE=0xC0, +11 dBm	31.9	30.7	29.8	34.6	33.4	32.5	34.8	33.6	32.7	
Current [mA], PATABLE=0xC3, +10 dBm	30.9	29.8	28.9	31.7	30.7	30.0	31.9	31.0	30.2	
Current [mA], PATABLE=0x8E, 0 dBm	17.2	16.8	16.4	17.6	17.2	16.9	17.8	17.4	17.1	




Figure 1: Typical RX Current Consumption over Temperature and Input Power Level, 868/915 MHz, Sensitivity Optimized Setting

Rev1.0 Page 10 Web: www.ljelect.com



**DATASHEET** 

### 4.2 RF Receive Section

T<sub>A</sub> = 25°C, VDD = 3.0 V if nothing else stated. All measurement results are obtained using the HC210C-TREM reference designs ([2] and [3]). **Table 7: RF Receive Section** 

Parameter	Min	Тур	Max	Unit	Condition/Note
Digital channel filter bandwidth	58		812	kHz	User programmable. The bandwidth limits are proportional to crystal frequency (given values assume a 26.0 MHz crystal)
		-68	<b>-57</b>	dBm	25 MHz – 1 GHz
					(Maximum figure is the ETSI EN 300 220 limit)
Spurious emissions		66	<b>–</b> 47	dD	Above 1 GHz (Maximum figure is the ETSI EN 300 220 limit)
-66 -4		-47	dBm	Typical radiated spurious emission is -49 dBm measured at the VCO frequency	
RX latency		9		bit	Serial operation. Time from start of reception until data is available on the receiver data output pin is equal to 9 bit

#### 315 MHz

1.2 kBaud data rate, sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (2-FSK, 1% packet error rate, 20 bytes packet length, 5.2 kHz deviation, 58 kHz digital channel filter bandwidth)									
Receiver sensitivity		Sensitivity can be traded for current consumption by setting MDMCFG2.DEM_DCFILT_OFF=1. The typical current consumption is then reduced from 17.2 mA to 15.4 mA at the sensitivity limit. The sensitivity is typically reduced to -109 dBm							
(MSK,	500 kBaud data rate, sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (MSK, 1% packet error rate, 20 bytes packet length, 812 kHz digital channel filter bandwidth)								
Receiver sensitivity		-88		dBm	MDMCFG2.DEM_DCFILT_OFF=1 cannot be used for data rates > 250 kBaud				

#### 433 MHz

(GFSK, 1% pack	0.6 kBaud data rate, sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (GFSK, 1% packet error rate, 20 bytes packet length, 14.3 kHz deviation, 58 kHz digital channel filter bandwidth)									
Receiver sensitivity		-116		dBm						
1.2 kBaud data rate, sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (GFSK, 1% packet error rate, 20 bytes packet length, 5.2 kHz deviation, 58 kHz digital channel filter bandwidth)										
Receiver sensitivity		-112		dBm	Sensitivity can be traded for current consumption by setting MDMCFG2.DEM_DCFILT_OFF=1. The typical current consumption is then reduced from 18.0 mA to 16.0 mA at the sensitivity limit. The sensitivity is typically reduced to -110 dBm					
(GFSK, 1% pack					timized, MDMCFG2.DEM_DCFILT_OFF=0 , 20 kHz deviation, 100 kHz digital channel filter bandwidth)					
Receiver sensitivity		-104		dBm						
(GFSK, 1% pack	250 kBaud data rate, sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (GFSK, 1% packet error rate, 20 bytes packet length, 127 kHz deviation, 540 kHz digital channel filter bandwidth)									
Receiver sensitivity		-95		dBm						

#### 868/915 MHz

	1.2 kBaud data rate, sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (GFSK, 1% packet error rate, 20 bytes packet length, 5.2 kHz deviation, 58 kHz digital channel filter bandwidth)									
Receiver sensitivity	-112		dBm	Sensitivity can be traded for current consumption by setting MDMCFG2.DEM_DCFILT_OFF=1. The typical current consumption is then reduced from 17.7 mA to 15.7 mA at sensitivity limit. The sensitivity is typically reduced to -109 dBm						
Saturation	-14		dBm	FIFOTHR.CLOSE_IN_RX=0. See more in DN010 [11]						
Adjacent channel rejection ±100 kHz offset	37		dB	Desired channel 3 dB above the sensitivity limit. 100 kHz channel spacing See Figure 2 for selectivity performance at other offset frequencies						
Image channel rejection	31		dB	IF frequency 152 kHz Desired channel 3 dB above the sensitivity limit						

Rev1.0 Page 11 Web: www.ljelect.com



DATASHEET

Biocking  ### 20 MHz offset  ### 38.4 kBaud data rate, sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0  ### 38.4 kBaud data rate, sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=1. The typical current consumption by setting optimized and the sensitivity immit resensitivity	Parameter	Mi	Тур	Ma	Un	Condition/Note					
### A Hone of Market of Market (GFSK, 1% packet error rate, 20 bytes packet length, 20 kHz deviation, 100 kHz digital channel filter bandwidth)  ### A Hone of Market (GFSK, 1% packet error rate, 20 bytes packet length, 20 kHz deviation, 100 kHz digital channel filter bandwidth)  ### Receiver sensitivity  ### A Hone of Market (GFSK, 1% packet error rate, 20 bytes) packet length, 20 kHz deviation, 100 kHz digital channel filter bandwidth)  ### A Hone of Market (GFSK, 1% packet error rate, 20 bytes) packet length, 127 kHz deviation, 100 kHz digital channel filter bandwidth)  #### A Hone of Market (GFSK, 1% packet error rate, 20 bytes packet length, 127 kHz deviation, 40 kHz digital channel filter bandwidth)  #### A Hone of Market (GFSK, 1% packet error rate, 20 bytes packet length, 127 kHz deviation, 40 kHz digital channel filter bandwidth)  #### A Hone of Market (GFSK, 1% packet error rate, 20 bytes packet length, 127 kHz deviation, 40 kHz digital channel filter bandwidth)  #### A Hone of Market (GFSK, 1% packet error rate, 20 bytes packet length, 127 kHz deviation, 46 kHz digital channel filter bandwidth)  #### A Histories (GFSK, 1% packet error rate, 20 bytes) packet length, 127 kHz deviation, 46 kHz digital channel filter bandwidth)  #### A Histories (GFSK, 1% packet error rate, 20 bytes) packet length, 127 kHz deviation, 46 kHz digital channel filter bandwidth)  #### A Histories (GFSK, 1% packet error rate, 20 bytes) packet length, 127 kHz deviation, 46 kHz digital channel filter bandwidth)  #### A Histories (GFSK, 1% packet error rate, 20 bytes) packet length, 127 kHz deviation, 46 kHz digital channel filter bandwidth)  #### A Histories (GFSK, 1% packet error rate, 20 bytes) packet length, 127 kHz deviation, 46 kHz digital channel filter bandwidth)  #### A Histories (GFSK, 1% packet error rate, 20 bytes) packet length, 127 kHz deviation, 46 kHz digital channel filter bandwidth)  #### A Histories (GFSK, 1% packet error rate, 20 bytes) packet length, 127 kHz deviation, 40 kHz digital channel filter bandwidth)	Blocking					Desired channel 3 dB above the sensitivity limit					
(GFSK, 1% packet error rate, 20 bytes packet length, 20 kHz deviation, 100 kHz digital channel filter bandwidth)  Receiver sensitivity  -104  -106  -106  -106  -106  -107  -107  -107  -107  -108  -1			-50		dBm	·					
(GFSK, 1% packet error rate, 20 bytes packet length, 20 kHz deviation, 100 kHz digital channel filter bandwidth)  Receiver sensitivity  -104  dBm  Sensitivity and be traded for current consumption by setting MDMCFG2.DEM_DCFLTL_OFF=1. The typical current consumption of the produced from 177 mk to 15.6 mk at the sensitivity into 15.0 mk at the sensit	±10 MHz offset		-40		dBm	frequencies					
Receiver sensitivity											
Adjacent channel rejection 25 dB Desired channel 3 dB above the sensitivity limit. 200 kHz offset 12 dB B 25 dB Desired channel 3 dB above the sensitivity limit. 250 kHz offset 25 dB Desired channel 3 dB above the sensitivity limit See Figure 3 for blocking performance at other offset frequencies 250 kBaud data rate, sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (GFSK, 1% packet error rate, 20 bytes packet length, 127 kHz deviation, 540 kHz digital channel filter bandwidth)  Receiver sensitivity —95 dB MB Sensitivity can be traded for current consumption by setting MDMCFG2.DEM_DCFILT_OFF=1. The typical current consumption is then reduced from 15.9 mA to 16.9 mA at the sensitivity limit. The sensitivity is typically reduced to 91 dB m FIFOTHR.CLOSE_IN_RED.GE emore in DN010 [11]  Adjacent channel rejection 25 dB Fifothrac.Close_IN_RED.GE emore in DN010 [11]  Blocking 25 MHz offset 40 dB Fifothrac.Close_IN_RED.GE emore in DN010 [11]  Blocking 26 MHz offset 50 dBm dBm dBm MCFG2.DEM_DCFILT_OFF=0 (MSK, 1% packet error rate, 20 bytes packet length, 127 kHz deviation, 506 kBaud data rate, sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=1 cannot be used for data rates 250 kBaud data rate, sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (1% packet error rate, 20 bytes packet length, 127 kHz digital channel filter bandwidth)  Receiver sensitivity —90 dBm MDMCFG2.DEM_DCFILT_OFF=1 cannot be used for data rates 250 kBaud data rate (250 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (1% packet error rate, 20 bytes packet length, 127 kHz deviation, 406 kHz digital channel filter bandwidth)  Receiver sensitivity —96 dBm 4-FSK, 250 kBaud data rate (2500 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (1% packet error rate, 20 bytes packet length, 228 kHz deviation, 812 kHz digital channel filter bandwidth)	Receiver sensitivity		-104		dBm	MDMCFG2.DEM_DCFILT_OFF=1. The typical current consumption is then reduced from 17.7 mA to 15.6 mA at the sensitivity limit. The sensitivity is typically reduced to -102					
-200 kHz offset +200 kHz offset   25	Saturation		-16		dBm	FIFOTHR.CLOSE_IN_RX=0. See more in DN010 [11]					
Hard Hard Hard Hard Hard Hard Hard Hard	Adjacent channel rejection					Desired channel 3 dB above the sensitivity limit.					
Image channel rejection  23 dB  Blocking  22 MHz offset  25 NBaud data rate, sensitivity potimized, MDMCFG2.DEM_DCFILT_OFF=0  (MSK, 1% packet error rate, 20 bytes packet length, 12 MHz offset  25 NBaud data rate, sensitivity potimized, MDMCFG2.DEM_DCFILT_OFF=0  (MSK, 1% packet error rate, 20 bytes packet length, 12 MHz digital channel filter bandwidth)  Blocking  25 NBaud data rate, sensitivity potimized, MDMCFG2.DEM_DCFILT_OFF=0  (MSK, 1% packet error rate, 20 bytes packet length, 25 MBaud data rate, sensitivity primit consumption by setting MDMCFG2.DEM_DCFILT_OFF=1 The typical current consumption is then reduced from Has make to 16.9 mA at the sensitivity limit. The sensitivity is replicated from the sensitivity in the sensitivity is replicated from the sensitivity in the sensitivity is replicated from the sensitivity in the sensitivity is reduced from Has make to 16.9 mA at the sensitivity limit. The sensitivity is reduced to 19 mBay make to 16.9 mA at the sensitivity limit. The sensitivity is reduced to 19 mBay make to 16.9 mA at the sensitivity limit. The sensitivity is reduced to 19 mBay make to 16.9 mA at the sensitivity limit. The sensitivity is reduced to 19 mBay make to 16.9 mA at the sensitivity limit. The sensitivity is reduced to 19 mBay make to 16.9 mA at the sensitivity limit. The sensitivity is reduced to 19 mBay make to 16.9 mA at the sensitivity limit. The sensitivity is reduced to 19 mBay make the sensitivity limit. The sensitivity limit. The sensitivity limit and the sensitivity limit. The sensitivity limit. The sensitivity limit and limi	-200 kHz offset		12		dB						
Blocking   2.50   4.00   4.50   4.00   4.50   4.00   4.50   4.00   4.50   4.00   4.50   4.00   4.50   4.00   4.50   4.00   4.00   4.50   4.00   4.50   4.00   4.50   4.00   4.50   4.00   4.50   4.00   4.50   4.00   4.50   4.00   4.50   4.00   4.50   4.50   4.00   4.50   4.50   4.00   4.5	+200 kHz offset		25		dB	= :					
#2 MHz offset #10 MHz	Image channel rejection		23		dB						
### See Figure 3 for blocking performance at other offset frequencies  250 kBaud data rate, sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0  (GFSK, 1% packet error rate, 20 bytes packet length, 127 kHz deviation, 540 kHz digital channel filter bandwidth)  Receiver sensitivity  -95  ### Adjacent channel rejection  Saturation  -17  ### Adjacent channel rejection  25  ### Blocking ### 20 kHz digital channel filter bandwidth)  ### Adjacent data rate, sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=1, The typical current consumption is then reduced from 18.9 m At 0 ft.9 m At at the sensitivity limit. The sensitivity is typically reduced to -91 dBm  Saturation  -17  ### Adjacent channel rejection  25  ### Blocking ### 22 MHz offset ### 10 MHz offse	Blocking		-50		dRm	Desired channel 3 dB above the sensitivity limit					
250 kBaud data rate, sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (GFSK, 1% packet error rate, 20 bytes packet length, 127 kHz deviation, 540 kHz digital channel filter bandwidth)    Receiver sensitivity											
Commonwealth   Comm	±10 MHz offset		-40		dBm	frequencies					
Receiver sensitivity											
Adjacent channel rejection  25  dB  Desired channel 3 dB above the sensitivity limit. 750 kHz channel spacing See Figure 4 for blocking performance at other offset frequencies  Image channel rejection  14  dB  Desired channel 3 dB above the sensitivity limit  Blocking ±2 MHz offset ±10 MHz offset ±10 MHz offset  Food kBaud data rate, sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (MSK, 1% packet error rate, 20 bytes packet length, 812 kHz digital channel filter bandwidth)  Receiver sensitivity  —90  dBm  MDMCFG2.DEM_DCFILT_OFF=1 cannot be used for data rates channel rejection  1  dB  Blocking ±2 MHz offset ±10 MHz offset  —50  dBm  MDMCFG2.DEM_DCFILT_OFF=1 cannot be used for data rates channel rejection  1  dB  Frequency 355 kHz Desired channel 3 dB above the sensitivity limit  Blocking ±2 MHz offset ±10 MHz offset  —40  dBm  Desired channel 3 dB above the sensitivity limit  See Figure 5 for blocking performance at other offset frequencies  4-FSK, 125 kBaud data rate (250 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (1% packet error rate, 20 bytes packet length, 127 kHz deviation, 406 kHz digital channel filter bandwidth)  Receiver sensitivity  —96  dBm  4-FSK, 250 kBaud data rate (500 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (1% packet error rate, 20 bytes packet length, 254 kHz deviation, 812 kHz digital channel filter bandwidth)  Receiver sensitivity  —91  dBm  4-FSK, 300 kBaud data rate (600 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (1% packet error rate, 20 bytes packet length, 258 kHz deviation, 812 kHz digital channel filter bandwidth)	Receiver sensitivity		<b>–</b> 95		dBm	MDMCFG2.DEM_DCFILT_OFF=1. The typical current consumption is then reduced from 18.9 mA to 16.9 mA at the					
Adjacent channel rejection  25 dB See Figure 4 for blocking performance at other offset frequencies  Image channel rejection  14 dB Desired channel 3 dB above the sensitivity limit  Blocking	Saturation		-17		dBm	FIFOTHR.CLOSE_IN_RX=0. See more in DN010 [11]					
Desired channel 3 dB above the sensitivity limit  Blocking ±2 MHz offset ±10 MHz offset  -40  Blocking  Blocking  -40  Blocking  -40  Blocking  -40  Blocking  -40  Blocking  -40  Blocking  -40  Blocking  -50  Blocking  -40  Blocking  -40  Blocking  -50  Blocking  -50  Blocking  -50  Blocking  -40  Blocking  -50  Blocking  -50  Blocking  -50  Blocking  -50  Blocking  -40  Blocking  -50  Blocking  -50  Blocking  -50  Blocking  -50  Blocking  -4-FSK, 125 kBaud data rate (250 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0  (1% packet error rate, 20 bytes packet length, 127 kHz deviation, 406 kHz digital channel filter bandwidth)  Receiver sensitivity  -96  Blocking  -4-FSK, 250 kBaud data rate (500 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0  (1% packet error rate, 20 bytes packet length, 254 kHz deviation, 812 kHz digital channel filter bandwidth)  Receiver sensitivity  -91  Blocking  -50  Bl	Adjacent channel rejection		25		dB	channel spacing See Figure 4 for blocking performance at other offset					
#2 MHz offset #10 MHz	Image channel rejection		14		dB						
#10 MHz offset	Blocking					Desired channel 3 dB above the sensitivity limit					
Soo kBaud data rate, sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (MSK, 1% packet error rate, 20 bytes packet length, 812 kHz digital channel filter bandwidth)  Receiver sensitivity  -90  dBm  MDMCFG2.DEM_DCFILT_OFF=1 cannot be used for data rates > 250 kBaud  Image channel rejection  1  dB  IF frequency 355 kHz Desired channel 3 dB above the sensitivity limit  Blocking ±2 MHz offset ±10 MHz offset -40  dBm  Desired channel 3 dB above the sensitivity limit  See Figure 5 for blocking performance at other offset frequencies  4-FSK, 125 kBaud data rate (250 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (1% packet error rate, 20 bytes packet length, 127 kHz deviation, 406 kHz digital channel filter bandwidth)  Receiver sensitivity  -96  dBm  4-FSK, 250 kBaud data rate (500 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (1% packet error rate, 20 bytes packet length, 254 kHz deviation, 812 kHz digital channel filter bandwidth)  Receiver sensitivity  -91  dBm  4-FSK, 300 kBaud data rate (600 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (1% packet error rate, 20 bytes packet length, 254 kHz deviation, 812 kHz digital channel filter bandwidth)						See Figure 4 for blocking performance at other offset					
(MSK, 1% packet error rate, 20 bytes packet length, 812 kHz digital channel filter bandwidth)  Receiver sensitivity  -90  dBm  MDMCFG2.DEM_DCFILT_OFF=1 cannot be used for data rates > 250 kBaud  IF frequency 355 kHz Desired channel 3 dB above the sensitivity limit  Blocking ±2 MHz offset ±10 MHz offset 4-FSK, 125 kBaud data rate (250 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (1% packet error rate, 20 bytes packet length, 127 kHz deviation, 406 kHz digital channel filter bandwidth)  Receiver sensitivity  -96  dBm  4-FSK, 250 kBaud data rate (500 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (1% packet error rate, 20 bytes packet length, 254 kHz deviation, 812 kHz digital channel filter bandwidth)  Receiver sensitivity -91  dBm  4-FSK, 300 kBaud data rate (600 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (1% packet error rate, 20 bytes packet length, 258 kHz deviation, 812 kHz digital channel filter bandwidth)	±10 MHz offset		-40		dBm	frequencies					
Image channel rejection  1 dB  IF frequency 355 kHz Desired channel 3 dB above the sensitivity limit  Blocking ±2 MHz offset ±10 MHz offset -50 dBm  Gespired channel 3 dB above the sensitivity limit  See Figure 5 for blocking performance at other offset frequencies  4-FSK, 125 kBaud data rate (250 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (1% packet error rate, 20 bytes packet length, 127 kHz deviation, 406 kHz digital channel filter bandwidth)  Receiver sensitivity  -96 dBm  4-FSK, 250 kBaud data rate (500 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (1% packet error rate, 20 bytes packet length, 254 kHz deviation, 812 kHz digital channel filter bandwidth)  Receiver sensitivity  -91 dBm  4-FSK, 300 kBaud data rate (600 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (1% packet error rate, 20 bytes packet length, 228 kHz deviation, 812 kHz digital channel filter bandwidth)											
Blocking ±2 MHz offset ±10 MHz offset 4-FSK, 125 kBaud data rate (250 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (1% packet error rate, 20 bytes packet length, 127 kHz deviation, 406 kHz digital channel filter bandwidth)  Receiver sensitivity  4-FSK, 250 kBaud data rate (500 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (1% packet error rate, 20 bytes packet length, 127 kHz deviation, 406 kHz digital channel filter bandwidth)  Receiver sensitivity  4-FSK, 250 kBaud data rate (500 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (1% packet error rate, 20 bytes packet length, 254 kHz deviation, 812 kHz digital channel filter bandwidth)  Receiver sensitivity  4-FSK, 300 kBaud data rate (600 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (1% packet error rate, 20 bytes packet length, 228 kHz deviation, 812 kHz digital channel filter bandwidth)	Receiver sensitivity		-90		dBm						
#2 MHz offset #10 MHz offset #10 MHz offset #2 MHz offset #2 MHz offset #2 MHz offset #3 MHz offset #4 MHz offset	Image channel rejection		1		dB						
#10 MHz offset  -40 dBm frequencies  4-FSK, 125 kBaud data rate (250 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (1% packet error rate, 20 bytes packet length, 127 kHz deviation, 406 kHz digital channel filter bandwidth)  Receiver sensitivity  -96 dBm  4-FSK, 250 kBaud data rate (500 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (1% packet error rate, 20 bytes packet length, 254 kHz deviation, 812 kHz digital channel filter bandwidth)  Receiver sensitivity  -91 dBm  4-FSK, 300 kBaud data rate (600 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (1% packet error rate, 20 bytes packet length, 228 kHz deviation, 812 kHz digital channel filter bandwidth)	Blocking										
4-FSK, 125 kBaud data rate (250 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (1% packet error rate, 20 bytes packet length, 127 kHz deviation, 406 kHz digital channel filter bandwidth)  Receiver sensitivity  -96  dBm  4-FSK, 250 kBaud data rate (500 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (1% packet error rate, 20 bytes packet length, 254 kHz deviation, 812 kHz digital channel filter bandwidth)  Receiver sensitivity  -91  dBm  4-FSK, 300 kBaud data rate (600 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (1% packet error rate, 20 bytes packet length, 228 kHz deviation, 812 kHz digital channel filter bandwidth)			-50		dBm						
(1% packet error rate, 20 bytes packet length, 127 kHz deviation, 406 kHz digital channel filter bandwidth)  Receiver sensitivity  -96  dBm  4-FSK, 250 kBaud data rate (500 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (1% packet error rate, 20 bytes packet length, 254 kHz deviation, 812 kHz digital channel filter bandwidth)  Receiver sensitivity  -91  dBm  4-FSK, 300 kBaud data rate (600 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (1% packet error rate, 20 bytes packet length, 228 kHz deviation, 812 kHz digital channel filter bandwidth)	±10 MHz offset		-40		dBm	frequencies					
4-FSK, 250 kBaud data rate (500 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (1% packet error rate, 20 bytes packet length, 254 kHz deviation, 812 kHz digital channel filter bandwidth)  Receiver sensitivity  -91  dBm  4-FSK, 300 kBaud data rate (600 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (1% packet error rate, 20 bytes packet length, 228 kHz deviation, 812 kHz digital channel filter bandwidth)											
(1% packet error rate, 20 bytes packet length, 254 kHz deviation, 812 kHz digital channel filter bandwidth)  Receiver sensitivity  -91  dBm  4-FSK, 300 kBaud data rate (600 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (1% packet error rate, 20 bytes packet length, 228 kHz deviation, 812 kHz digital channel filter bandwidth)	Receiver sensitivity		-96		dBm						
4-FSK, 300 kBaud data rate (600 kbps), sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0 (1% packet error rate, 20 bytes packet length, 228 kHz deviation, 812 kHz digital channel filter bandwidth)											
(1% packet error rate, 20 bytes packet length, 228 kHz deviation, 812 kHz digital channel filter bandwidth)	Receiver sensitivity		-91		dBm						
Receiver sensitivity -89 dBm											
	Receiver sensitivity		-89		dBm						




**DATASHEET** 

Table 8: Typical Sensitivity over Temperature and Supply Voltage, 868 MHz, Sensitivity Optimized Setting

		Supply Vol VDD = 1			Supply Vol VDD = 3.		Supply Voltage VDD = 3.6 V			
Temperature [°C]	-40	25	85	-40	25	85	-40	25	85	
Sensitivity [dBm] 1.2 kBaud	-113	-112	-110	-113	-112	-110	-113	-112	-110	
Sensitivity [dBm] 38.4 kBaud	-105	-104	-102	-105	-104	-102	-105	-104	-102	
Sensitivity [dBm] 250 kBaud	-97	-96	-92	-97	-95	-92	-97	-94	-92	
Sensitivity [dBm] 500 kBaud	-91	-90	-86	-91	-90	-86	-91	-90	-86	

Table 9: Typical Sensitivity over Temperature and Supply Voltage, 915 MHz, Sensitivity Optimized Setting

	Supply Voltage VDD = 1.8 V				Supply Vol VDD = 3		Supply Voltage VDD = 3.6 V			
Temperature [°C]	-40	25	85	-40	25	85	-40	25	85	
Sensitivity [dBm] 1.2 kBaud	-113	-112	-110	-113	-112	-110	-113	-112	-110	
Sensitivity [dBm] 38.4 kBaud	-105	-104	-102	-104	-104	-102	-105	-104	-102	
Sensitivity [dBm] 250 kBaud	-97	-94	-92	-97	-95	-92	-97	-95	-92	
Sensitivity [dBm] 500 kBaud	-91	-89	-86	-91	-90	-86	-91	-89	-86	






Figure 2: Typical Selectivity at 1.2 kBaud Data Rate, 868.3 MHz, GFSK, 5.2 kHz Deviation. IF Frequency is 152.3 kHz and the Digital Channel Filter Bandwidth is 58 kHz

Rev1.0 Page 13 Web: www.ljelect.com



## DATASHEET




Figure 3: Typical Selectivity at 38.4 kBaud Data Rate, 868 MHz, GFSK, 20 kHz Deviation. IF Frequency is 152.3 kHz and the Digital Channel Filter Bandwidth is 100 kHz




Figure 4: Typical Selectivity at 250 kBaud Data Rate, 868 MHz, GFSK, IF Frequency is 304 kHz and the Digital Channel Filter Bandwidth is 540 kHz




Figure 5: Typical Selectivity at 500 kBaud Data Rate, 868 MHz, GFSK, IF Frequency is 355 kHz and the Digital Channel Filter Bandwidth is 812 kHz

Rev1.0 Page 14 Web: www.ljelect.com

DATASHEET

### 4.3 RF Transmit Section

 $T_A = 25^{\circ}C$ , VDD = 3.0 V, +10 dBm if nothing else stated. All measurement results are obtained using the HC210C-TREM reference designs ([2] and [3]).

#### **Table 10: RF Transmit Section**

Parameter	Min	Тур	Max	Unit	Condition/Note
Differential load					Differential impedance as seen from the RF-port (RF_P and
impedance					RF_N) towards the antenna. Follow the HC210C-TREM
315 MHz		122 + j31			
433 MHz		116 + j41			designs ([2] and [3]) available from the TI website
868/915 MHz		86.5 + j43			
Output power,					Output power is programmable, and full range is available in all
highest setting					frequency bands. Output power may be restricted by regulatory limits. See also Application Note AN050 [6] and
315 MHz		+10		dBm	Design Note DN013 [18], which gives the output power and
433 MHz		+10		dBm	harmonics when using multi-layer inductors. The output power is then typically +10 dBm when operating at 868/915 MHz.
868 MHz		+12		dBm	Delivered to a 50 □ □ singleended load via HC210C-TREM
915 MHz		+11		dBm	reference designs ([2] and [3]) RF matching network
					Output power is programmable, and full range is available in all
Output power, lowest		-30		dBm	frequency bands
setting					Delivered to a 50□ □ singlænded load via HC210C-TREM reference designs ([2] and [3]) RF matching network
Harmonics, radiated					Measured on HC210C-TREM reference designs ([2] and [3])
riamionics, radiated					CW, maximum output power
2nd Harm, 433 MHz		-49		dBm	The antennas used during the radiated measurements
3rd Harm, 433 MHz		-40		dBm	(SMAFF-433 from R.W. Badland and Nearson S331 868/915)
2nd Harm, 868 MHz		-47		dBm	play a part in attenuating the harmonics
3rd Harm, 868 MHz		-55		dBm	
2nd Harm, 915 MHz		-50		dBm	Note: All harmonics are below -41.2 dBm when operating in
3rd Harm, 915 MHz		-54		dBm	the 902 – 928 MHz band
Harmonics, conducted					Measured with +10 dBm CW at 315 MHz and 433 MHz
315 MHz		< -35			Frequencies below 960 MHz
010 10112		< -53		dB m	Frequencies above 960 MHz
433 MHz		-43		dBm	Frequencies below 1 GHz
		< -45		dB	Frequencies above 1 GHz
868 MHz		_		m	
2nd Harm		-36		dBm	Measured with +12 dBm CW at 868 MHz
other harmonics		< -46		dBm	
915 MHz					
2nd Harm		-34		dBm	Measured with +11 dBm CW at 915 MHz (requirement is -20
other harmonics		< -50		dBm	dBc under FCC 15.247)

Rev1.0 Page 15 Web: www.ljelect.com



**DATASHEET** 

Parameter	Min	Тур	Max	Unit	Condition/Note
Spurious emissions conducted, harmonics not included		< -58		dBm	Measured with +10 dBm CW at 315 MHz and 433 MHz
315 MHz					Frequencies below 960 MHz
		< -53		dBm	Frequencies above 960 MHz
433 MHz		< -50		dBm	Frequencies below 1 GHz
		< -54		dBm	Frequencies above 1 GHz
		< -56		dBm	Frequencies within 47-74, 87.5-118, 174-230, 470-862 MHz
868 MHz		< -50 < -52 < -53		dBm dBm dBm	Measured with +12 dBm CW at 868 MHz Frequencies below 1 GHz Frequencies above 1 GHz Frequencies within 47-74, 87.5-118, 174-230, 470-862 MHz
					All radiated spurious emissions are within the limits of ETSI.  The peak conducted spurious emission is -53 dBm at 699 MHz (868 MHz – 169 MHz), which is in a frequency band limited to -54 dBm by EN 300 220. An alternative filter can be used to reduce the emission at 699 MHz below -54 dBm, for conducted measurements, and is shown in Figure 1. See more information in DN017 [12].
					For compliance with modulation bandwidth requirements under EN 300 220 in the 863 to 870 MHz frequency range it is recommended to use a 26 MHz crystal for frequencies below 869 MHz and a 27 MHz crystal for frequencies above 869
					MHz. For more information see Application Note AN050 [6].
		. 54		4D.ex	Measured with +11 dBm CW at 915 MHz
915 MHz		< -51 < -54		dBm dBm	Frequencies below 960 MHz Frequencies above 960 MHz
TX latency		8		bit	Serial operation. Time from sampling the data on the transmitter data input pin until it is observed on the RF output ports

Table 11: Typical Variation in Output Power over Temperature and Supply Voltage, 868 MHz

	S	upply Vo VDD =		S	upply Volt VDD = 3.		Supply Voltage VDD = 3.6 V		
Temperature [°C]	-40	25	85	-40	25	85	-40	25	85
Output Power [dBm], PATABLE=0xC0, +12 dBm	12	11	10	12	12	11	12	12	11
Output Power [dBm], PATABLE=0xC5, +10 dBm	11	10	9	11	10	10	11	10	10
Output Power [dBm], PATABLE=0x50, 0 dBm	1	0	-1	2	1	0	2	1	0

Table 12: Typical Variation in Output Power over Temperature and Supply Voltage, 915 MHz

	Supply Voltage VDD = 1.8 V			S	upply Volt VDD = 3.		Supply Voltage VDD = 3.6 V		
Temperature [°C]	-40	25	85	-40	25	85	-40	25	85
Output Power [dBm], PATABLE=0xC0, +11 dBm	11	10	10	12	11	11	12	11	11
Output Power [dBm], PATABLE=0x8E, +0 dBm	2	1	0	2	1	0	2	1	0

Rev1.0 Page 16 Web: www.ljelect.com

**DATASHEET** 

## 4.4 Crystal Oscillator

 $T_A = 25^{\circ}C$ , VDD = 3.0 V if nothing else is stated. All measurement results obtained using the HC210C-TREM reference designs ([2] and [3]).

**Table 13: Crystal Oscillator Parameters** 

Parameter	Min	Тур	Max	Unit	Condition/Note
Crystal frequency	26	26	27	MHz	For compliance with modulation bandwidth requirements under EN 300 220 in the 863 to 870 MHz frequency range it is recommended to use a 26 MHz crystal for frequencies below 869 MHz and a 27 MHz crystal for frequencies above 869 MHz. For more information see Application Note AN050 [6].
Tolerance		±40		ppm	This is the total tolerance including a) initial tolerance, b) crystal loading, c) aging, and d) temperature dependence. The acceptable crystal tolerance depends on RF frequency and channel spacing / bandwidth.
Load capacitance	10	13	20	pF	Simulated over operating conditions
ESR			100		
Start-up time		150		μs	This parameter is to a large degree crystal dependent. Measured on the HC210C-TREM reference designs ([2] and [3]) using crystal AT-41CD2 from NDK

#### 4.5 Low Power RC Oscillator

 $T_A = 25^{\circ}C$ , VDD = 3.0 V if nothing else is stated. All measurement results obtained using the HC210C-TREM reference designs ([2] and [3]).

**Table 14: RC Oscillator Parameters** 

Parameter	Min	Тур	Max	Unit	Condition/Note
Calibrated frequency	34.7	34.7	36	kHz	Calibrated RC Oscillator frequency is XTAL frequency divided by 750
Frequency accuracy after calibration			±1	%	
Temperature coefficient		+0.5		%/°C	Frequency drift when temperature changes after calibration
Supply voltage coefficient		+3		% / V	Frequency drift when supply voltage changes after calibration
Initial calibration time		2		ms	When the RC Oscillator is enabled, calibration is continuously done in the background as long as the crystal oscillator is running

Rev1.0 Page 17 Web: www.ljelect.com

**DATASHEET** 

#### 4.6 Frequency Synthesizer Characteristics

 $T_A = 25^{\circ}C$ , VDD = 3.0 V if nothing else is stated. All measurement results are obtained using the HC210C-TREM reference designs ([2] and [3]). Min figures are given using a 27 MHz crystal. Typ and max figures are given using a 26 MHz crystal.

**Table 15: Frequency Synthesizer Parameters** 

Parameter	Min	Тур	Max	Unit	Condition/Note
Programmed frequency resolution	397	FXOS C/ 216	412	Hz	26-27 MHz crystal. The resolution (in Hz) is equal for all frequency bands
Synthesizer frequency tolerance		±40		ppm	Given by crystal used. Required accuracy (including temperature and aging) depends on frequency band and channel bandwidth / spacing
RF carrier phase noise		-92		dBc/Hz	@ 50 kHz offset from carrier
RF carrier phase noise		-92		dBc/Hz	@ 100 kHz offset from carrier
RF carrier phase noise		-92		dBc/Hz	@ 200 kHz offset from carrier
RF carrier phase noise		-98		dBc/Hz	@ 500 kHz offset from carrier
RF carrier phase noise		-107		dBc/Hz	@ 1 MHz offset from carrier
RF carrier phase noise		-113		dBc/Hz	@ 2 MHz offset from carrier
RF carrier phase noise		-119		dBc/Hz	@ 5 MHz offset from carrier
RF carrier phase noise		-129		dBc/Hz	@ 10 MHz offset from carrier
PLL turn-on / hop time	85.1	88.4	88.4	□ s	Time from leaving the IDLE state until arriving in the RX, FSTXON or TX state, when not performing calibration. Crystal oscillator running
PLL RX/TX settling time	9.3	9.6	9.6	□ s	Settling time for the 1-IF frequency step from RX to TX
PLL TX/RX settling time	20.7	21.5	21.5	□ s	Settling time for the 1-IF frequency step from TX to RX
PLL calibration time	694	721	721	□ s	Calibration can be initiated manually or automatically before entering or after leaving RX/TX

## 4.7 Analog Temperature Sensor

 $T_A = 25^{\circ}C$ , VDD = 3.0 V if nothing else is stated. All measurement results obtained using the HC210C-TREM reference designs ([2] and [3]). Note that it is necessary to write 0xBF to the PTEST register to use the analog temperature sensor in the IDLE state.

**Table 16: Analog Temperature Sensor Parameters** 

Parameter	Min	Тур	Max	Unit	Condition/Note
Output voltage at –40□ C		0.651		V	
Output voltage at 0□ C		0.747		V	
Output voltage at +40□ C		0.847		V	
Output voltage at +80□ C		0.945		V	
Temperature coefficient		2.47		mV/℃	Fitted from −20 □ C to +80 °C
Error in calculated temperature, calibrated	-2 *	0	2*	°C	From −20 □ C to +80 □ C when using 2.47 mV / °C, after 1-point calibration at room temperature * The indicated minimum and maximum error with 1-point calibration is based on simulated values for typical process parameters
Current consumption increase when enabled		0.3		mA	

DATASHEET

#### 4.8 DC Characteristics

 $T_A = 25^{\circ}C$  if nothing else stated.

#### **Table 17: DC Characteristics**

Digital Inputs/Outputs	Min	Max	Unit	Condition
Logic "0" input voltage	0	0.7	V	
Logic "1" input voltage	VDD-0.7	VDD	V	
Logic "0" output voltage	0	0.5	V	For up to 4 mA output current
Logic "1" output voltage	VDD-0.3	VDD	V	For up to 4 mA output current
Logic "0" input current	N/A	-50	nA	Input equals 0V
Logic "1" input current	N/A	50	nA	Input equals VDD

#### 4.9 Power-On Reset


For proper Power-On-Reset functionality the power supply should comply with the requirements in Table 18 below. Otherwise, the chip should be assumed to have unknown state until transmitting an SRES strobe over the SPI interface. See Section on page 48 for further details.

**Table 18: Power-On Reset Requirements** 

Parameter	Min	Тур	Max	Unit	Condition/Note
Power-up ramp-up time			5	ms	From 0V until reaching 1.8V
Power off time	1			ms	Minimum time between power-on and power-off

## **5 Pin Configuration**

The HC210C-TR pin-out is shown in Figure 6 and Table 19.



**Figure 6: Pinout Top View** 

**Note:** The exposed die attach pad **must** be connected to a solid ground plane as this is the main ground connection for the chip

Rev1.0 Page 19 Web: www.ljelect.com



DATASHEET

### **Table 19: Pinout Overview**

Pin#	Pin Name	Pin type	Description
1	SI	Digital Input	Serial configuration interface, data input
2	SCLK	Digital Input	Serial configuration interface, clock input
3	so	Digital Output	Serial configuration interface, data output Optional general output pin when CSn is high
4	GDO2	Digital Output	Digital output pin for general use:     Test signals     FIFO status signals     Clear channel indicator     Clock output, down-divided from XOSC     Serial output RX data
5	GD00	Digital I/O	Digital output pin for general use:  Test signals FIFO status signals Clear channel indicator Clock output, down-divided from XOSC Serial output RX data Serial input TX data Also used as analog test I/O for prototype/production testing
6	SCN	Digital Input	Serial configuration interface, chip select.
7	GND	Ground	Module ground.
8	vcc	Power (Digital)	1.8 - 3.6 V digital power supply for digital I/O's and for the digital core voltage regulator
9,10,11	GND	Ground	Module ground.
12	ANT	Digital Input	Module Antenna terminal, Default terminal

Rev1.0 Page 20 Web: www.ljelect.com

## **6 Circuit Description**




Figure 7: #C210C-TR Simplified Block Diagram

A simplified block diagram of **#C210C-TR** is shown in Figure 7.

**HC210C-TR** features a low-IF receiver. The received RF signal is amplified by the low-noise amplifier (LNA) and down-converted in quadrature (I and Q) to the intermediate frequency (IF). At IF, the I/Q signals are digitised by the ADCs. Automatic gain control (AGC), fine channel filtering and demodulation bit/packet synchronization are performed digitally.

The transmitter part of **HC210C-TR** is based on direct synthesis of the RF frequency. The

frequency synthesizer includes a completely on-chip LC VCO and a 90 degree phase shifter for generating the I and Q LO signals to the down-conversion mixers in receive mode.

A crystal is to be connected to XOSC\_Q1 and XOSC\_Q2. The crystal oscillator generates the reference frequency for the synthesizer, as well as clocks for the ADC and the digital part.


A 4-wire SPI serial interface is used for configuration and data buffer access.

The digital baseband includes support for channel configuration, packet handling, and data buffering.

Rev1.0 Page 21 Web: www.ljelect.com

**DATASHEET** 

# **7 Application Circuit**



**Table 20. BOM of Typical Application** 

Designator	Descriptions	Manufacturer
M1	Module HC210C-TR 18.58*12.1*1.98mm RoHS	LJ ELECTRONICS
U1	IC 8 BIT MCU STM8S003F3 SSOP20 RoHS	MICROICHIP
U2	IC LDO XC6206P33PR 3.3V SOT-23 RoHS	TOREX
L1	Thick film resistor0R 5% 1/16W 0402 RoHS	ROHM
C1	CAP CER 0402 DO NOT FIT	
C2	CAP CER 0402 DO NOT FIT	
C3	CAP CER 0.1uF/25V 20% X7R 0402 RoHS	MURATA
C4	CAP CER 0.1uF/25V 20% X7R 0402 RoHS	MURATA
C5	CAP CER 10uF/16V 20% X5R 0402 RoHS	MURATA
C6	CAP CER 0.1uF/25V 20% X7R 0402 RoHS	MURATA
C7	CAP CER 47uF/16V 20% X5R 1206 RoHS	MURATA
C8	CAP CER 0.1uF/25V 20% X7R 0402 RoHS	MURATA

Rev1.0 Page 22 Web: www.ljelect.com



DATASHEET

## **8 Configuration Overview**

**HC210C-TR** can be configured to achieve optimum performance for many different applications. Configuration is done using the SPI interface. See Section 10 below for more description of the SPI interface. The following key parameters can be programmed:

- Power-down / power up mode
- Crystal oscillator power-up / power-down
- Receive / transmit mode
- RF channel selection
- Data rate
- Modulation format
- RX channel filter bandwidth
- RF output power
- Data buffering with separate 64-byte receive and transmit FIFOs

- Packet radio hardware support
- Forward Error Correction (FEC) with interleaving
- Data whitening
- Wake-On-Radio (WOR)

Details of each configuration register can be found in Section 29, starting on page 64.

Figure 11 shows a simplified state diagram that explains the main **#C210C-TR** states together with typical usage and current consumption. For detailed information on controlling the **#C210C-TR** state machine, and a complete state diagram, see Section 19, starting on page 48.

Rev1.0 Page 23 Web: www.ljelect.com

**DATASHEET** 




Figure 8: Simplified State Diagram, with Typical Current Consumption at 1.2 kBaud Data Rate and MDMCFG2.DEM DCFILT OFF=1 (current optimized). Frequency Band = 868 MHz

Rev1.0 Page 24 Web: www.ljelect.com



JELECT

**DATASHEET** 

## 9 Configuration Software

**HC210C-TR** can be configured using the SmartRF<sup>→</sup> Studio software [8]. SmartRF<sup>→</sup> Studio software is highly recommended for obtaining optimum register settings, and for evaluating performance and functionality. A screenshot of the SmartRF→ Studio user interface for **HC210C-TR** is shown in Figure 12.

After chip reset, all the registers have default values as shown in the tables in Section 29. The optimum register setting might differ from the default value. After a reset all registers that shall be different from the default value therefore needs to be programmed through the SPI interface.




Figure 9: SmartRF→ Studio [8] User Interface

## 10 4-wire Serial Configuration and Data Interface

**HC210C-TR** is configured via a simple 4-wire SPI- compatible interface (SI, SO, SCLK and CSn) where **HC210C-TR** is the slave. This interface is also used to read and write buffered data. All transfers on the SPI interface are done most significant bit first.

All transactions on the SPI interface start with a header byte containing a R/W bit, a burst access bit (B), and a 6-bit address  $(A_5 - A_0)$ .

The CSn pin must be kept low during transfers on the SPI bus. If CSn goes high during the transfer of a header byte or during read/write from/to a register, the transfer will be cancelled. The timing for the address and data transfer on the SPI interface is shown in Figure 13 with reference to Table 22.

When CSn is pulled low, the MCU must wait until **HC210C-TR** SO pin goes low before starting to

Rev1.0 Page 25 Web: www.ljelect.com



DATASHEET

transfer the header byte. This indicates that the crystal is running. Unless the chip was in the SLEEP or XOFF states, the SO pin will always go low immediately after taking CSn low.




Figure 10: Configuration Registers Write and Read

**Table 21: SPI Interface Timing Requirements** 

Parame	Description		M	M	Uni
f <sub>SCLK</sub>	SCLK frequency 100 ns delay inserted between address byte and data byte (single access), or between address and data, and between each data byte (burst access).				M Hz
	SCLK frequency, single access. No delay between address and	l data byte	-	9	
	SCLK frequency, burst access. No delay between address an between data bytes	d data byte, or	ı	6. 5	
$t_{sp,pd}$	CSn low to positive edge on SCLK, in power-down mode				μs
$t_{sp}$	CSn low to positive edge on SCLK, in active mode				n
t <sub>ch</sub>	Clock high				n
t <sub>cl</sub>	Clock low				n
t <sub>rise</sub>	Clock rise time				n
$t_{fall}$	Clock fall time				n
t <sub>sd</sub>	Setup data (negative SCLK edge) to positive edge on SCLK (t <sub>sd</sub> applies between address and data bytes, and between data bytes)  Single access Burst access		5	-	n
			7	-	S
t <sub>hd</sub>	Hold data after positive edge on SCLK				n
t <sub>ns</sub>	Negative edge on SCLK to CSn high.		2	-	n

**Note:** The minimum  $t_{sp,pd}$  figure in Table 22 can be used in cases where the user does not read the CHIP\_RDYn signal. CSn low to positive edge on SCLK when the chip is woken from power-down depends on the start-up time of the crystal being used. The 150  $\mu$ s in Table 22 is the crystal oscillator start-up time measured on HC210C-TREM reference designs ([2] and [3]) using crystal AT-41CD2 from NDK.

Rev1.0 Page 26 Web: www.ljelect.com



DATASHEET

#### 10.1 Chip Status Byte

When the header byte, data byte, or command strobe is sent on the SPI interface, the chip status byte is sent by the **#C210G-TR** on the SO pin. The status byte contains key status signals, useful for the MCU. The first bit, s7, is the CHIP\_RDYn signal and this signal must go low before the first positive edge of SCLK. The CHIP\_RDYn signal indicates that the crystal is running.

Bits 6, 5, and 4 comprise the STATE value. This value reflects the state of the chip. The XOSC and power to the digital core are on in the IDLE state, but all other modules are in power down. The frequency and channel configuration should only be updated when the chip is in this state. The RX state will be active

when the chip is in receive mode. Likewise, TX is active when the chip is transmitting.

The last four bits (3:0) in the status byte contains FIFO BYTES AVAILABLE. For read operations (the R/W bit in the header byte is set to 1), the FIFO BYTES AVAILABLE field contains the number of bytes available for reading from the RX FIFO. For write operations (the R/W bit in the header byte is set to 0), the FIFO BYTES AVAILABLE field contains the number of bytes that can be written to the TX FIFO. When FIFO BYTES AVAILABLE=15. 15 or more bytes are available/free.

Table 23 gives a status byte summary.

**Table 22: Status Byte Summary** 

Bits	Name	Description				
7	CHIP_RDYn	Stays high until power and crystal have stabilized. Should always be low when using the SPI interface.				
			Indicates the cur	rent main state machine mode		
		Value	State	Description		
		000	IDLE	IDLE state (Also reported for some transitional states instead of SETTLING or CALIBRATE)		
		001	RX	Receive mode		
0.4	OTATEIO OI	010	TX	Transmit mode		
6:4	STATE[2:0]	011	FSTXON	Fast TX ready		
		100	CALIBRATE	Frequency synthesizer calibration is running		
			101	SETTLING	PLL is settling	
				110	RXFIFO_OVERFLOW	RX FIFO has overflowed. Read out any useful data, then flush the FIFO with SFRX
		111	TXFIFO_UNDERFLO W	TX FIFO has underflowed. Acknowledge with SFTX		
3:0	FIFO_BYTES_AVAILABLE[3:0]	The	number of bytes available	in the RX FIFO or free bytes in the TX FIFO		

#### 10.2 Register Access

The configuration registers on the **HC210C-TR** are located on SPI addresses from 0x00 to 0x2E. Table 43 on page 66 lists all configuration registers. It is highly recommended to use

SmartRF<sup>®</sup> Studio [8] to generate optimum register settings. The detailed description of each register is found in Section 29.1 and 29.2, starting on page 69. All configuration registers can be both written to and read. The R/W bit controls if the register should be written to or read. When writing to registers,

the status byte is sent on the SO pin each time a header byte or data byte is transmitted on the SI pin. When reading from registers, the status byte is sent on the SO pin each time a header byte is transmitted on the SI pin.

Registers with consecutive addresses can be accessed in an efficient way by setting the burst bit (B) in the header byte. The address bits  $(A_5 - A_0)$  set the start address in an internal address counter. This counter is incremented by one each new byte (every 8

Rev1.0 Page 27 Web: www.ljelect.com



**DATASHEET** 

clock pulses). The burst access is either a read or a write access and must be terminated by setting CSn high.

For register addresses in the range 0x30-0x3D, the burst bit is used to select between status registers when burst bit is one, and between command strobes when burst bit is

zero. See more in Section 10.3 below. Because of this, burst access is not available for status registers and they must be accessed one at a time. The status registers can only be read.

#### 10.3 SPI Read

When reading register fields over the SPI interface while the register fields are updated by the radio hardware (e.g. MARCSTATE or TXBYTES), there is a small, but finite, probability that a single read from the register

is being corrupt. As an example, the probability of any single read from TXBYTES being corrupt, assuming the maximum data rate is used, is approximately 80 ppm. Refer to the **#C210C-TR** Errata Notes [4] for more details.

#### 10.4 Command Strobes

Command Strobes may be viewed as single byte instructions to **#C210G-TR**. By addressing a command strobe register, internal sequences will be started. These commands are used to disable the crystal oscillator, enable receive mode, enable wake-on-radio etc. The 13 command strobes are listed in Table 42 on page 65.


**Note:** An SIDLE strobe will clear all pending command strobes until IDLE state is reached. This means that if for example an SIDLE strobe is issued while the radio is in RX state, any other command strobes issued before the radio reaches IDLE state will be ignored.

The command strobe registers are accessed by transferring a single header byte (no data is being transferred). That is, only the R/W bit, the burst access bit (set to 0), and the six

address bits (in the range 0x30 through 0x3D) are written. The R/W bit can be either one or zero and will determine how the FIFO\_BYTES\_AVAILABLE field in the status byte should be interpreted.

When writing command strobes, the status byte is sent on the SO pin.

A command strobe may be followed by any other SPI access without pulling CSn high. However, if an SRES strobe is being issued, one will have to wait for SO to go low again before the next header byte can be issued as shown in Figure 14. The command strobes are executed immediately, with the exception of the SPWD, SWOR, and the SXOFF strobes, which are executed when CSn goes high.



#### 10.5 FIFO Access

The 64-byte TX FIFO and the 64-byte RX FIFO are accessed through the 0x3F address. When the R/W bit is zero, the TX FIFO is accessed, and the RX FIFO is accessed when the R/W bit is one.

The TX FIFO is write-only, while the RX FIFO is read-only.

The burst bit is used to determine if the FIFO access is a single byte access or a burst access. The single byte access method

Rev1.0 Page 28 Web: www.ljelect.com



**DATASHEET** 

expects a header byte with the burst bit set to zero and one data byte. After the data byte, a new header byte is expected; hence, CSn can remain low. The burst access method expects one header byte and then consecutive data bytes until terminating the access by setting CSn high.

The following header bytes access the FIFOs:

0x3F: Single byte access to TX FIFO

0x7F: Burst access to TX FIFO

0xBF: Single byte access to RX FIFO

0xFF: Burst access to RX FIFO

When writing to the TX FIFO, the status byte (see Section 10.1) is output on SO for each new data byte as shown in Figure 13. This status byte can be used to detect TX FIFO underflow while writing data to the TX FIFO.

Note that the status byte contains the number of bytes free before writing the byte in progress to the TX FIFO. When the last byte that fits in the TX FIFO is transmitted on SI, the status byte received concurrently on SO will indicate that one byte is free in the TX FIFO.

The TX FIFO may be flushed by issuing a SFTX command strobe. Similarly, a SFRX command strobe will flush the RX FIFO. A SFTX or SFRX command strobe can only be issued in the IDLE, TXFIFO\_UNDERFLOW, or RXFIFO\_OVERFLOW states. Both FIFOs are flushed when going to the SLEEP state.

Figure 15 gives a brief overview of different register access types possible.

#### 10.6 PATABLE Access

The 0x3E address is used to access the PATABLE, which is used for selecting PA power control settings. The SPI expects up to eight data bytes after receiving the address. By programming the PATABLE, controlled PA power ramp-up and ramp-down can be achieved, as well as ASK modulation shaping for reduced bandwidth. See SmartRF® Studio [8] for recommended shaping / PA ramping sequences. See also Section 24 on page 56 for details on output power programming.

The PATABLE is an 8-byte table that defines the PA control settings to use for each of the eight PA power values (selected by the 3-bit value FRENDO.PA\_POWER). The table is written and read from the lowest setting (0) to the highest (7), one byte at a time. An index counter is used to control the access to the table. This counter is incremented each time a byte is read or written to the table, and set to the lowest index when CSn is high. When the

highest value is reached the counter restarts at zero.

The access to the PATABLE is either single byte or burst access depending on the burst bit. When using burst access the index counter will count up; when reaching 7 the counter will restart at 0. The R/W bit controls whether the access is a read or a write access.

If one byte is written to the PATABLE and this value is to be read out, CSn must be set high before the read access in order to set the index counter back to zero.

Note that the content of the PATABLE is lost when entering the SLEEP state, except for the first byte (index 0).

For more information, see Design Note DN501 [21].




Figure 12: Register Access Types

Rev1.0 Page 29 Web: www.ljelect.com



DATASHEET

## 11 Microcontroller Interface and Pin Configuration

In a typical system, **#62106-TR** will interface to a microcontroller. This microcontroller must be able to:

• Program **#C210C-TR** into different modes

page 28.

Read and write buffered data

 Read back status information via the 4-wire SPI-bus configuration interface (SI, SO, SCLK and CSn)

CSn). The SPI is described in Section 10 on

## 11.1 Configuration Interface

The microcontroller uses four I/O pins for the SPI configuration interface (SI, SO, SCLK and

#### 11.2 General Control and Status Pins

The **HC210C-TR** has two dedicated configurable pins (GDO0 and GDO2) and one shared pin (GDO1) that can output internal status information useful for control software. These pins can be used to generate interrupts on the MCU. See Section 26 page 59 for more details on the signals that can be programmed.

GDO1 is shared with the SO pin in the SPI interface. The default setting for GDO1/SO is 3-state output. By selecting any other of the programming options, the GDO1/SO pin will become a generic pin. When CSn is low, the pin will always function as a normal SO pin.

In the synchronous and asynchronous serial modes, the GDO0 pin is used as a serial TX data input pin while in transmit mode.

The GDO0 pin can also be used for an on-chip analog temperature sensor. By measuring the voltage on the GDO0 pin with an external ADC, the temperature can be calculated. Specifications for the temperature sensor are found in Section 4.7 on page 18. With default PTEST register setting (0x7F), the temperature sensor output is only available if the frequency synthesizer is enabled (e.g. the MANCAL, FSTXON, RX, and TX states). It is necessary to write 0xBF to the PTEST register to use the analog temperature sensor in the IDLE state. Before leaving the IDLE state, the PTEST register should be restored to its default value (0x7F).

#### 11.3 Optional Radio Control Feature

The **HC210C-TR** has an optional way of controlling the radio by reusing SI, SCLK, and CSn from the SPI interface. This feature allows for a simple three-pin control of the major states of the radio: SLEEP, IDLE, RX, and TX. This optional functionality is enabled with the MCSMO.PIN\_CTRL\_EN configuration bit

State changes are commanded as follows:

- If CSn is high, the SI and SCLK are set to the desired state according to Table 24.
- If CSn goes low, the state of SI and SCLK is latched and a command strobe is generated internally according to the pin configuration.

It is only possible to change state with the latter functionality. That means that for instance RX will not be restarted if SI and

SCLK are set to RX and CSn toggles. When CSn is low the SI and SCLK has normal SPI functionality.

All pin control command strobes are executed immediately except the SPWD strobe. The SPWD strobe is delayed until CSn goes high.

**Table 23: Optional Pin Control Coding** 

CSn	SCLK	SI	Function
1	Х	Х	Chip unaffected by SCLK/SI
	0	0	Generates SPWD strobe
	0	1	Generates STX strobe
	1	0	Generates SIDLE strobe
	1	1	Generates SRX strobe
0	SPI mode	SPI mode	SPI mode (wakes up into IDLE if in SLEEP/XOFF)

Rev1.0 Page 30 Web: www.ljelect.com



## 12 Data Rate Programming

The data rate used when transmitting, or the data rate expected in receive is programmed MDMCFG3.DRATE M and MDMCFG4.DRATE E configuration registers. The data rate is given by the formula below. As the formula shows, the programmed data rate depends on the crystal frequency.

$$R_{DATA} = \frac{\left(256 + DRATE\_M\right) \cdot 2^{DRATE\_E}}{2^{28}} \ f_{XOSC}$$

The following approach can be used to find suitable values for a given data rate:

$$DRATE\_E = \left[ log_2 \left( \frac{R_{DATA} \cdot 2^{20}}{f_{XOSC}} \right) \right]$$

$$DRATE\_M = \frac{R_{DATA} \cdot 2^{28}}{f_{XOSC} \cdot 2^{DRATE\_E}} - 256$$

If DRATE M is rounded to the nearest integer and becomes 256, increment DRATE E and use DRATE M = 0.

The data rate can be set from 0.6 kBaud to 500 kBaud with the minimum step size according to Table 25 below. See Table 3 for the minimum and maximum data rates for the different modulation formats.

Table 24: Data Rate Step Size (assuming a 26 MHz crystal)

Min Data Rate [kBaud]	Typical Data Rate [kBaud]	Max Data Rate [kBaud]	Data rate Step Size [kBaud]
0.6	1.0	0.79	0.0015
0.79	1.2	1.58	0.0031
1.59	2.4	3.17	0.0062
3.17	4.8	6.33	0.0124
6.35	9.6	12.7	0.0248
12.7	19.6	25.3	0.0496
25.4	38.4	50.7	0.0992
50.8	76.8	101.4	0.1984
101.6	153.6	202.8	0.3967
203.1	250	405.5	0.7935
406.3	500	500	1.5869

#### 13 Receiver Channel Filter Bandwidth

In order to meet different channel width requirements, the receiver channel filter is programmable. The MDMCFG4.CHANBW E and MDMCFG4.CHANBW M configuration registers control the receiver channel filter bandwidth. which scales with the crystal oscillator frequency.

The following formula gives the relation between the register settings and the channel filter bandwidth:

$$BW_{channel} = \frac{f_{XOSC}}{8 \cdot (4 + CHANBW\_M) \ 2^{CHANBW\_E}}$$

Table 26 lists the channel filter bandwidths supported by the **HC210C-TR**.

Table 25: Channel Filter Bandwidths [kHz] (assuming a 26 MHz crystal)

MDMCFG4.	MDMCFG4.CHANBW_E						
CHANBW_M	00	01	10	11			
00	812	406	203	102			
01	650	325	162	81			
10	541	270	135	68			
11	464	232	116	58			

For best performance, the channel filter bandwidth should be selected so that the signal bandwidth occupies at most 80% of the channel filter bandwidth. The channel centre tolerance due to crystal inaccuracy should also subtracted from the channel filter bandwidth. The following example illustrates

With the channel filter bandwidth set to 500 kHz, the signal should stay within 80% of 500 kHz, which is 400 kHz. Assuming 915 MHz frequency and ±20 ppm frequency

Rev1.0 Page 31 Web: www.ljelect.com



DATASHEET

uncertainty for both the transmitting device and the receiving device, the total frequency uncertainty is  $\pm 40$  ppm of 915MHz, which is  $\pm 37$  kHz. If the whole transmitted signal bandwidth is to be received within 400 kHz, the transmitted signal bandwidth should be maximum 400 kHz – 2.37 kHz, which is 326 kHz.

By compensating for a frequency offset between the transmitter and the receiver, the filter bandwidth can be reduced and the sensitivity can be improved, see more in DN005 [20] and in Section 14.1.

## 14 Demodulator, Symbol Synchronizer, and Data Decision

**HC210C-TR** contains an advanced and highly configurable demodulator. Channel filtering and frequency offset compensation is performed digitally. To generate the RSSI level

(see Section 0 for more information), the signal level in the channel is estimated. Data filtering is also included for enhanced performance.

## 14.1 Frequency Offset Compensation

The **HC210C-TR** has a very fine frequency resolution (see Table 15). This feature can be used to compensate for frequency offset and drift.

When using 2-FSK, GFSK, 4-FSK, or MSK modulation, the demodulator will compensate for the offset between the transmitter and receiver frequency within certain limits, by estimating the centre of the received data. The frequency offset compensation configuration is controlled from the FOCCFG register. By compensating for a large frequency offset between the transmitter and the receiver, the sensitivity can be improved, see DN005 [20].

The tracking range of the algorithm is selectable as fractions of the channel bandwidth with the FOCCFG.FOC\_LIMIT configuration register.

If the FOCCFG.FOC\_BS\_CS\_GATE bit is set, the offset compensator will freeze until carrier sense asserts. This may be useful when the radio is in RX for long periods with no traffic,

#### 14.2 Bit Synchronization

The bit synchronization algorithm extracts the clock from the incoming symbols. The algorithm requires that the expected data rate is programmed as described in Section 12 on

#### 14.3 Byte Synchronization

Byte synchronization is achieved by a continuous sync word search. The sync word is a 16 bit configurable field (can be repeated to get a 32 bit) that is automatically inserted at the start of the packet by the modulator in transmit mode. The MSB in the sync word is

since the algorithm may drift to the boundaries when trying to track noise.

The tracking loop has two gain factors, which affects the settling time and noise sensitivity of the algorithm. FOCCFG.FOC\_PRE\_K sets the gain before the sync word is detected, and FOCCFG.FOC\_POST\_K selects the gain after the sync word has been found.

**Note:** Frequency offset compensation is not supported for ASK or OOK modulation.

The estimated frequency offset value is available in the FREQEST status register. This can be used for permanent frequency offset compensation. By writing the value from FREQEST into FSCTRLO.FREQOFF, the frequency synthesizer will automatically be adjusted according to the estimated frequency offset. More details regarding this permanent frequency compensation algorithm can be found in DN015 [13].

page 34. Re-synchronization is performed continuously to adjust for error in the incoming symbol rate.

sent first. The demodulator uses this field to find the byte boundaries in the stream of bits. The sync word will also function as a system identifier, since only packets with the correct predefined sync word will be received if the sync word detection in RX is enabled in

Rev1.0 Page 32 Web: www.ljelect.com



**DATASHEET** 

register MDMCFG2 (see Section 17.1). The sync word detector correlates against the user-configured 16 or 32 bit sync word. The correlation threshold can be set to 15/16, 16/16, or 30/32 bits match. The sync word can be further qualified using the preamble quality indicator mechanism described below and/or a carrier sense condition. The sync word is configured through the SYNC1 and SYNC0 registers.

In order to make false detections of sync words less likely, a mechanism called preamble quality indication (PQI) can be used to qualify the sync word. A threshold value for the preamble quality must be exceeded in order for a detected sync word to be accepted. See Section 17.2 on page 42 for more details.

## 15 Packet Handling Hardware Support

The **HC210C-TR** has built-in hardware support for packet oriented radio protocols.

In transmit mode, the packet handler can be configured to add the following elements to the packet stored in the TX FIFO:

- A programmable number of preamble bytes
- A two byte synchronization (sync) word.
   Can be duplicated to give a 4-byte sync word (recommended). It is not possible to only insert preamble or only insert a sync word
- A CRC checksum computed over the data field.

The recommended setting is 4-byte preamble and 4-byte sync word, except for 500 kBaud data rate where the recommended preamble length is 8 bytes. In addition, the following can be implemented on the data field and the optional 2-byte CRC checksum:

- Whitening of the data with a PN9 sequence
- Forward Error Correction (FEC) by the use of interleaving and coding of the data (convolutional coding)

In receive mode, the packet handling support will de-construct the data packet by implementing the following (if enabled):

#### 15.1 Data Whitening

From a radio perspective, the ideal over the air data are random and DC free. This results in the smoothest power distribution over the occupied bandwidth. This also gives the regulation loops in the receiver uniform operation conditions (no data dependencies).

- Preamble detection
- Sync word detection
- CRC computation and CRC check
- One byte address check
- Packet length check (length byte checked against a programmable maximum length)
- De-whitening
- De-interleaving and decoding

Optionally, two status bytes (see Table 27 and Table 28) with RSSI value, Link Quality Indication, and CRC status can be appended in the RX FIFO.

Table 26: Received Packet Status Byte 1 (first byte appended after the data)

Bit	Field Name	Description
7:0	RSSI	RSSI value

Table 27: Received Packet Status Byte 2 (second byte appended after the data)

Bit	Field Name Description			
7	CRC_OK	1: CRC for received data OK (or CRC disabled) 0: CRC error in received data		
6:0	LQI	Indicating the link quality		

**Note:** Register fields that control the packet handling features should only be altered when **#C210G-TR** is in the IDLE

Real data often contain long sequences of zeros and ones. In these cases, performance can be improved by whitening the data before transmitting, and de-whitening the data in the receiver.

With **#C210C-TR**, this can be done automatically. By setting PKTCTRLO.WHITE DATA=1, all

Rev1.0 Page 33 Web: www.ljelect.com



**DATASHEET** 

data, except the preamble and the sync word will be XOR-ed with a 9-bit pseudo-random (PN9) sequence before being transmitted. This is shown in Figure 16. At the receiver end, the data are XOR-ed with the same pseudo-

random sequence. In this way, the whitening is reversed, and the original data appear in the receiver. The PN9 sequence is initialized to all 1's




Figure 13: Data Whitening in TX Mode

#### 15.2 Packet Format

The format of the data packet can be configured and consists of the following items (see Figure 17):

- Preamble
- Synchronization word

- Optional length byte
- Optional address byte
- Payload
- Optional 2 byte CRC




Figure 14: Packet Format

The preamble pattern is an alternating sequence of ones and zeros (10101010...). The minimum length of the preamble is programmable through the value of MDMCFG1.NUM\_PREAMBLE. When enabling TX, the modulator will start transmitting the preamble. When the programmed number of preamble bytes has been transmitted, the modulator will send the sync word and then

data from the TX FIFO if data is available. If the TX FIFO is empty, the modulator will continue to send preamble bytes until the first byte is written to the TX FIFO. The modulator will then send the sync word and then the data bytes.

The synchronization word is a two-byte value set in the SYNC1 and SYNC0 registers. The

Rev1.0 Page 34 Web: www.ljelect.com



**DATASHEET** 

sync word provides byte synchronization of the incoming packet. A one-byte sync word can be emulated by setting the  ${\tt SYNC1}$  value to the preamble pattern. It is also possible to emulate a 32 bit sync word by setting  ${\tt MDMCFG2.SYNC\_MODE}$  to 3 or 7. The sync word will then be repeated twice.

**HC210G-TR** supports both constant packet length protocols and variable length protocols. Variable or fixed packet length mode can be used for packets up to 255 bytes. For longer packets, infinite packet length mode must be used.

Fixed packet length mode is selected by setting PKTCTRL0.LENGTH\_CONFIG=0. The desired packet length is set by the PKTLEN register. This value must be different from 0.

In variable packet length mode, PKTCTRLO.LENGTH\_CONFIG=1, the packet length is configured by the first byte after the sync word. The packet length is defined as the payload data, excluding the length byte and the optional CRC. The PKTLEN register is used to set the maximum packet length allowed in RX. Any packet received with a length byte with a value greater than PKTLEN will be discarded. The PKTLEN value must be different from 0.The first byte written to the TXFIFO must be different from 0.

With PKTCTRLO.LENGTH\_CONFIG=2, the packet length is set to infinite and transmission and reception will continue until turned off manually. As described in the next section, this can be used to support packet formats with different length configuration than natively supported by \*\*MC210C-TR\*\*. One should make sure that TX mode is not turned off during the transmission of the first half of any byte. Refer to the \*\*MC210C-TR\*\* Errata Notes [4] for more details.

**Note:** The minimum packet length supported (excluding the optional length byte and CRC) is one byte of payload data.

#### Arbitrary Length Field Configuration

The packet length register, PKTLEN, can be reprogrammed during receive and transmit. In combination with fixed packet length mode (PKTCTRLO.LENGTH\_CONFIG=0), this opens the possibility to have a different length field configuration than supported for variable

length packets (in variable packet length mode the length byte is the first byte after the sync word). At the start of reception, the packet length is set to a large value. The MCU reads out enough bytes to interpret the length field in the packet. Then the PKTLEN value is set according to this value. The end of packet will occur when the byte counter in the packet handler is equal to the PKTLEN register. Thus, the MCU must be able to program the correct length, before the internal counter reaches the packet length.

#### Packet Length > 255

The packet automation control register, PKTCTRL0, can be reprogrammed during TX and RX. This opens the possibility to transmit and receive packets that are longer than 256 bytes and still be able to use the packet handling hardware support. At the start of the packet, the infinite packet length mode (PKTCTRLO.LENGTH CONFIG=2) must be active. On the TX side, the PKTLEN register is set to mod(length, 256). On the RX side the MCU reads out enough bytes to interpret the length field in the packet and sets the PKTLEN register to mod(length, 256). When less than 256 bytes remains of the packet, the MCU disables infinite packet length mode and activates fixed packet length mode. When the internal byte counter reaches the PKTLEN value, the transmission or reception ends (the radio enters the state determined TXOFF MODE or RXOFF MODE). Automatic CRC appending/checking can also be used (by setting PKTCTRL0.CRC EN=1).

When for example a 600-byte packet is to be transmitted, the MCU should do the following (see also Figure 18)

- Set PKTCTRL0.LENGTH CONFIG=2.
- Pre-program the PKTLEN register to mod(600, 256) = 88.
- Transmit at least 345 bytes (600 255), for example by filling the 64-byte TX FIFO six times (384 bytes transmitted).
- Set PKTCTRL0.LENGTH CONFIG=0.
- The transmission ends when the packet counter reaches 88. A total of 600 bytes are transmitted.

Rev1.0 Page 35 Web: www.ljelect.com

Internal byte counter in packet handler counts from 0 to 255 and then starts at 0 again




Figure 15: Packet Length > 255

#### 15.3 Packet Filtering in Receive Mode

**HC210C-TR** supports three different types of packet-filtering; address filtering, maximum length filtering, and CRC filtering.

#### Address Filtering

Setting PKTCTRL1.ADR CHK to any other value than zero enables the packet address filter. The packet handler engine will compare the destination address byte in the packet with the programmed node address in the ADDR register and the 0x00 broadcast address when PKTCTRL1.ADR CHK=10 or both the 0x00 broadcast and 0xFF addresses when PKTCTRL1.ADR CHK=11. If the received address matches a valid address, the packet is received and written into the RX FIFO. If the address match fails, the packet is discarded and receive mode restarted (regardless of the MCSM1.RXOFF MODE setting).

If the received address matches a valid address when using infinite packet length mode and address filtering is enabled, 0xFF will be written into the RX FIFO followed by the address byte and then the payload data.

#### Maximum Length Filtering

In variable packet length mode. PKTCTRL0.LENGTH CONFIG=1, the PKTLEN.PACKET LENGTH register value is used to set the maximum allowed packet

#### 15.4 Packet Handling in Transmit Mode

The payload that is to be transmitted must be written into the TX FIFO. The first byte written must be the length byte when variable packet length is enabled. The length byte has a value equal to the payload of the packet (including

length. If the received length byte has a larger value than this, the packet is discarded and receive mode restarted (regardless of the MCSM1.RXOFF MODE setting).

#### CRC Filtering

The filtering of a packet when CRC check fails enabled by setting PKTCTRL1.CRC AUTOFLUSH=1. The CRC auto flush function will flush the entire RX FIFO if the CRC check fails. After auto flushing the RX FIFO, the next state depends on the MCSM1.RXOFF MODE setting.

When using the auto flush function, the maximum packet length is 63 bytes in variable packet length mode and 64 bytes in fixed packet length mode. Note that when PKTCTRL1.APPEND STATUS is enabled, the maximum allowed packet length is reduced by two bytes in order to make room in the RX FIFO for the two status bytes appended at the end of the packet. Since the entire RX FIFO is flushed when the CRC check fails, the previously received packet must be read out of the FIFO before receiving the current packet. The MCU must not read from the current packet until the CRC has been checked as OK.

the optional address byte). If address recognition is enabled on the receiver, the second byte written to the TX FIFO must be the address byte.

Rev1.0 Page 36 Web: www.ljelect.com



DATASHEET

If fixed packet length is enabled, the first byte written to the TX FIFO should be the address (assuming the receiver uses address recognition).

The modulator will first send the programmed number of preamble bytes. If data is available in the TX FIFO, the modulator will send the two-byte (optionally 4-byte) sync word followed by the payload in the TX FIFO. If CRC is enabled, the checksum is calculated over all the data pulled from the TX FIFO, and the result is sent as two extra bytes following the payload data. If the TX FIFO runs empty before the complete packet has been transmitted. will the radio enter

### 15.5 Packet Handling in Receive Mode

In receive mode, the demodulator and packet handler will search for a valid preamble and the sync word. When found, the demodulator has obtained both bit and byte synchronism and will receive the first payload byte.

If FEC/Interleaving is enabled, the FEC decoder will start to decode the first payload byte. The interleaver will de-scramble the bits before any other processing is done to the data.

If whitening is enabled, the data will be dewhitened at this stage.

When variable packet length mode is enabled, the first byte is the length byte. The packet handler stores this value as the packet length and receives the number of bytes indicated by

### 15.6 Packet Handling in Firmware

When implementing a packet oriented radio protocol in firmware, the MCU needs to know when a packet has been received/transmitted. Additionally, for packets longer than 64 bytes, the RX FIFO needs to be read while in RX and the TX FIFO needs to be refilled while in TX. This means that the MCU needs to know the number of bytes that can be read from or written to the RX FIFO and TX FIFO respectively. There are two possible solutions to get the necessary status information:

### a) Interrupt Driven Solution

The GDO pins can be used in both RX and TX to give an interrupt when a sync word has been received/transmitted or when a complete packet has been received/transmitted by setting IOCFGx.GDOx\_CFG=0x06. In addition, there are two configurations for the

TXFIFO\_UNDERFLOW state. The only way to exit this state is by issuing an SFTX strobe. Writing to the TX FIFO after it has underflowed will not restart TX mode.

If whitening is enabled, everything following the sync words will be whitened. This is done before the optional FEC/Interleaver stage. Whitening is enabled by setting PKTCTRLO.WHITE DATA=1.

If FEC/Interleaving is enabled, everything following the sync words will be scrambled by the interleaver and FEC encoded before being modulated. FEC is enabled by setting  ${\tt MDMCFG1.FEC\ EN=1.}$ 

the length byte. If fixed packet length mode is used, the packet handler will accept the programmed number of bytes.

Next, the packet handler optionally checks the address and only continues the reception if the address matches. If automatic CRC check is enabled, the packet handler computes CRC and matches it with the appended CRC checksum.

At the end of the payload, the packet handler will optionally write two extra packet status bytes (see Table 27 and Table 28) that contain CRC status, link quality indication, and RSSI value.

IOCFGx.GDOx CFG register that can be used as an interrupt source to provide information on how many bytes that are in the RX FIFO and TX **FIFO** respectively. The IOCFGx.GDOx CFG=0x00 and IOCFGx.GDOx CFG=0x01 configurations are associated with the RX FIFO while the IOCFGx.GDOx CFG=0x02 and IOCFGx.GDOx CFG=0x03 configurations are associated with the TX FIFO. See Table 41 for more information.

### b) SPI Polling

The PKTSTATUS register can be polled at a given rate to get information about the current GDO2 and GDO0 values respectively. The RXBYTES and TXBYTES registers can be polled at a given rate to get information about

Rev1.0 Page 37 Web: www.ljelect.com



# **DATASHEET**

the number of bytes in the RX FIFO and TX FIFO respectively. Alternatively, the number of bytes in the RX FIFO and TX FIFO can be read from the chip status byte returned on the MISO line each time a header byte, data byte, or command strobe is sent on the SPI bus.

It is recommended to employ an interrupt driven solution since high rate SPI polling reduces the RX sensitivity. Furthermore, as explained in Section 10.3 and the **#C210C-TR** Errata Notes [4], when using SPI polling, there is a small, but finite, probability that a single read from registers PKTSTATUS, RXBYTES and TXBYTES is being corrupt. The same is the case when reading the chip status byte.

Refer to the TI website for SW examples ([9] and [10]).

### 16 Modulation Formats

**HC210C-TR** supports amplitude, frequency, and phase shift modulation formats. The desired modulation format is set in the MDMCFG2.MOD FORMAT register.

Optionally, the data stream can be Manchester coded by the modulator and decoded by the demodulator. This option is enabled by setting

MDMCFG2.MANCHESTER EN=1.

**Note:** Manchester encoding is not supported at the same time as using the FEC/Interleaver option or when using MSK and 4-FSK modulation.

### 16.1 Frequency Shift Keying

**HC210C-TR** supports both 2-FSK and 4-FSK modulation. 2-FSK can optionally be shaped by a Gaussian filter with BT = 0.5, producing a GFSK modulated signal. This spectrumshaping feature improves adjacent channel power (ACP) and occupied bandwidth. When selecting 4-FSK, the preamble and sync word is sent using 2-FSK.

In 'true' 2-FSK systems with abrupt frequency shifting, the spectrum is inherently broad. By making the frequency shift 'softer', the spectrum can be made significantly narrower. Thus, higher data rates can be transmitted in the same bandwidth using GFSK.

When 2-FSK/GFSK/4-FSK modulation is used, the DEVIATN register specifies the expected frequency deviation of incoming signals in RX and should be the same as the TX deviation for demodulation to be performed reliably and robustly.

The frequency deviation is programmed with the DEVIATION\_M and DEVIATION\_E values in the DEVIATN register. The value has an

exponent/mantissa form, and the resultant deviation is given by:

$$f_{dev} = \frac{f_{xosc}}{2^{17}} (8 + DEVIATION \_M) \cdot 2^{DEVIATION\_E}$$

The symbol encoding is shown in Table 29.

Table 28: Symbol Encoding for 2-FSK/GFSK and 4-FSK Modulation

Format	Symbol	Coding
	'0'	<ul><li>Deviation</li></ul>
2-FSK/GFSK	'1'	+ Deviation
	'01'	<ul><li>Deviation</li></ul>
4-FSK	'00'	- 1/3⋅ Deviation
4-r5K	'10'	+1/3- Deviation
	'11'	+ Deviation

### 16.2 Minimum Shift Keying

When using MSK<sup>1</sup>, the complete transmission (preamble, sync word, and payload) will be MSK modulated.

Phase shifts are performed with a constant transition time. The fraction of a symbol period used to change the phase can be modified with the <code>DEVIATN.DEVIATION\_M</code> setting. This is equivalent to changing the shaping of the symbol. The <code>DEVIATN</code> register setting has no effect in RX when using MSK.

Rev1.0 Page 41 Web: www.ljelect.com

<sup>&</sup>lt;sup>1</sup> Identical to offset QPSK with half-sine shaping (data coding may differ).



DATASHEET

When using MSK, Manchester encoding/decoding should be disabled by setting MDMCFG2.MANCHESTER EN=0.

The MSK modulation format implemented in **HC210C-TR** inverts the sync word and data compared to e.g. signal generators.

### 16.3 Amplitude Modulation

**HC210C-TR** supports two different forms of amplitude modulation: On-Off Keying (OOK) and Amplitude Shift Keying (ASK).

OOK modulation simply turns the PA on or off to modulate ones and zeros respectively.

The ASK variant supported

allows programming of the modulation depth (the difference between 1 and 0), and shaping of the pulse amplitude. Pulse shaping produces a more bandwidth constrained output spectrum.

When using OOK/ASK, the AGC settings from the SmartRF® Studio [8] preferred FSK/MSK settings are not optimum. DN022 [19] give guidelines on how to find optimum OOK/ASK settings from the preferred settings in SmartRF Studio [8]. The DEVIATN register

setting has no effect in either TX or RX when using OOK/ASK.

# 17 Received Signal Qualifiers and Link Quality Information

by

the

**HC210C-TR** has several qualifiers that can be used to increase the likelihood that a valid sync word is detected:

- Sync Word Qualifier
- Preamble Quality Threshold

- RSSI
- Carrier Sense
- Clear Channel Assessment
- · Link Quality Indicator

### 17.1 Sync Word Qualifier

If sync word detection in RX is enabled in the MDMCFG2 register, the **#62106-TR** will not start filling the RX FIFO and perform the packet filtering described in Section 15.3 before a valid sync word has been detected. The sync word qualifier mode is set by MDMCFG2.SYNC\_MODE and is summarized in Table 30. Carrier sense in Table 30 is described in Section 17.4.

MDMCFG2. SYNC_MODE	Sync Word Qualifier Mode
000	No preamble/sync
001	15/16 sync word bits detected
010	16/16 sync word bits detected
011	30/32 sync word bits detected
100	No preamble/sync + carrier sense above threshold
101	15/16 + carrier sense above threshold
110	16/16 + carrier sense above threshold
111	30/32 + carrier sense above threshold

**Table 29: Sync Word Qualifier Mode** 

### 17.2 Preamble Quality Threshold (PQT)

The Preamble Quality Threshold (PQT) sync word qualifier adds the requirement that the received sync word must be preceded with a preamble with a quality above the programmed threshold.

Another use of the preamble quality threshold is as a qualifier for the optional RX termination timer. See Section 0 on page 52 for details.

The preamble quality estimator increases an internal counter by one each time a bit is received that is different from the previous bit, and decreases the counter by eight each time

Rev1.0 Page 42 Web: www.ljelect.com



### **DATASHEET**

a bit is received that is the same as the last bit. The threshold is configured with the register field PKTCTRL1.PQT. A threshold of 4-PQT for this counter is used to gate sync word detection. By setting the value to zero, the preamble quality qualifier of the sync word is disabled.

A "Preamble Quality Reached" signal can be observed on one of the GDO pins by setting IOCFGx.GDOx\_CFG=8. It is also possible to determine if preamble quality is reached by checking the PQT\_REACHED bit in the PKTSTATUS register. This signal / bit asserts when the received signal exceeds the PQT.

### 17.3 RSSI

The RSSI value is an estimate of the signal power level in the chosen channel. This value is based on the current gain setting in the RX chain and the measured signal level in the channel.

In RX mode, the RSSI value can be read continuously from the RSSI status register until the demodulator detects a sync word (when sync word detection is enabled). At that point the RSSI readout value is frozen until the next time the chip enters the RX state.

**Note**: It takes some time from the radio enters RX mode until a valid RSSI value is present in the RSSI register. Please see DN505 [15] for details on how the RSSI response time can be estimated.

The RSSI value is given in dBm with a  $\frac{1}{2}$  dB resolution. The RSSI update rate, f<sub>RSSI</sub>, depends on the receiver filter bandwidth (BW<sub>channel</sub> is defined in Section 13) and AGCCTRLO.FILTER LENGTH.

$$f_{RSSI} = \frac{2 \cdot BW_{channel}}{8 \cdot 2^{FILTER} - LENGTH}$$

If PKTCTRL1.APPEND\_STATUS is enabled, the last RSSI value of the packet is automatically added to the first byte appended after the payload.

The RSSI value read from the RSSI status register is a 2's complement number. The following procedure can be used to convert the RSSI reading to an absolute power level (RSSI\_dBm)

- 1) Read the RSSI status register
- 2) Convert the reading from a hexadecimal number to a decimal number (RSSI\_dec)
- 3) If RSSI\_dec  $\geq$  128 then RSSI\_dBm = (RSSI\_dec 256)/2 RSSI\_offset
- 4) Else if RSSI\_dec < 128 then RSSI\_dBm = (RSSI\_dec)/2 - RSSI\_offset

Table 31 gives typical values for the RSSI\_offset. Figure 19 and Figure 20 show typical plots of RSSI readings as a function of input power level for different data rates.

Table 30: Typical RSSI\_offset Values

Data rate [kBaud]	RSSI_offset [dB], 433 MHz	RSSI_offset [dB], 868 MHz
1.2	74	74
38.4	74	74
250	74	74
500	74	74

Rev1.0 Page 43 Web: www.ljelect.com



**DATASHEET** 




Figure 16: Typical RSSI Value vs. Input Power Level for Different Data Rates at 433 MHz




Figure 17: Typical RSSI Value vs. Input Power Level for Different Data Rates at 868 MHz

### 17.4 Carrier Sense (CS)

Carrier sense (CS) is used as a sync word qualifier and for Clear Channel Assessment (see Section 17.5). CS can be asserted based on two conditions which can be individually adjusted:

- CS is asserted when the RSSI is above a programmable absolute threshold, and de-
- asserted when RSSI is below the same threshold (with hysteresis). See more in Section 17.4.1.
- CS is asserted when the RSSI has increased with a programmable number of dB from one RSSI sample to the next, and de-asserted when RSSI has decreased

Rev1.0 Page 44 Web: www.ljelect.com



### DATASHEET

with the same number of dB. This setting is not dependent on the absolute signal level and is thus useful to detect signals in environments with time varying noise floor. See more in Section 17.4.2.

Carrier sense can be used as a sync word qualifier that requires the signal level to be higher than the threshold for a sync word search to be performed and is set by setting MDMCFG2 The carrier sense signal can be observed on one of the GDO pins by setting IOCFGx.GDOx\_CFG=14 and in the status register bit PKTSTATUS.CS.

Other uses of Carrier sense include the TX-if-CCA function (see Section 17.5 on page 46) and the optional fast RX termination (see Section 0 on page 52).

CS can be used to avoid interference from other RF sources in the ISM bands.

### CS Absolute Threshold

The absolute threshold related to the RSSI value depends on the following register fields:

- AGCCTRL2.MAX LNA GAIN
- AGCCTRL2.MAX DVGA GAIN
- AGCCTRL1.CARRIER\_SENSE\_ABS\_THR
- AGCCTRL2.MAGN TARGET

For given <code>AGCCTRL2.MAX\_LNA\_GAIN</code> and <code>AGCCTRL2.MAX\_DVGA\_GAIN</code> settings, the absolute threshold can be adjusted ±7 dB in steps of 1 dB using <code>CARRIER\_SENSE\_ABS\_THR.</code>

The MAGN TARGET setting is a compromise between blocker tolerance/selectivity and sensitivity. The value sets the desired signal level in the channel into the demodulator. Increasing this value reduces the headroom for blockers, and therefore close-in selectivity. It is strongly recommended to use SmartRF® [8] generate the to MAGN TARGET setting. Table 32 and Table 33 show the typical RSSI readout values at the CS threshold at 2.4 kBaud and 250 kBaud respectively. rate The default data CARRIER SENSE ABS THR=0 (0 dB) and MAGN TARGET=3 (33 dB) have been used. For other data rates, the user must generate similar tables to find the CS absolute threshold.

			MAX_I	DVGA_GA	JN[1:0]
		00	01	10	11
	000	-97.5	-91.5	-85.5	-79.5
0]	001	-94	-88	-82.5	-76
N[2:	010	-90.5	-84.5	-78.5	-72.5
GAI	011	-88	-82.5	-76.5	-70.5
MAX_LNA_GAIN[2:0]	100	-85.5	-80	-73.5	-68
AX_I	101	-84	-78	-72	-66
M.	110	-82	-76	-70	-64
	111	-79	-73.5	-67	-61

Table 31: Typical RSSI Value in dBm at CS
Threshold with Default MAGN\_TARGET at 2.4
kBaud, 868 MHz

		MAX_DVGA_GAIN[1:0]					
		00	01	10	11		
	000	-90.5	-84.5	-78.5	-72.5		
0]	001	-88	-82	-76	-70		
MAX_LNA_GAIN[2:0]	010	-84.5	-78.5	-72	-66		
_GAI	011	-82.5	-76.5	-70	-64		
LNA	100	-80.5	-74.5	-68	-62		
AX_I	101	-78	-72	-66	-60		
Σ	110	-76.5	-70	-64	-58		
	111	-74.5	-68	-62	-56		

Table 32: Typical RSSI Value in dBm at CS Threshold with Default MAGN\_TARGET at 250 kBaud, 868 MHz

If the threshold is set high, i.e. only strong signals are wanted, the threshold should be adjusted upwards by first reducing the MAX\_LNA\_GAIN value and then the MAX\_DVGA\_GAIN value. This will reduce power consumption in the receiver front end, since the highest gain settings are avoided.

### CS Relative Threshold

The relative threshold detects sudden changes in the measured signal level. This setting does not depend on the absolute signal level and is thus useful to detect signals in environments with a time varying noise floor. The register field AGCCTRL1.CARRIER\_SENSE\_REL\_THR is used to enable/disable relative CS, and to select threshold of 6 dB, 10 dB, or 14 dB RSSI change.



DATASHEET

### 17.5 Clear Channel Assessment (CCA)

The Clear Channel Assessment (CCA) is used to indicate if the current channel is free or busy. The current CCA state is viewable on any of the GDO pins by setting  $IOCFGx.GDOx\ CFG=0x09$ .

MCSM1.CCA\_MODE selects the mode to use when determining CCA.

When the STX or SFSTXON command strobe is given while **HC210C-TR** is in the RX state, the TX or FSTXON state is only entered if the clear channel requirements are fulfilled. Otherwise, the chip will remain in RX. If the channel then becomes available, the radio will not enter TX

# 17.6Link Quality Indicator (LQI)

The Link Quality Indicator is a metric of the current quality of the received signal. If PKTCTRL1.APPEND\_STATUS is enabled, the value is automatically added to the last byte appended after the payload. The value can also be read from the LQI status register. The LQI gives an estimate of how easily a received signal can be demodulated by accumulating

or FSTXON state before a new strobe command is sent on the SPI interface. This feature is called TX-if-CCA. Four CCA requirements can be programmed:

- Always (CCA disabled, always goes to TX)
- If RSSI is below threshold
- Unless currently receiving a packet
- Both the above (RSSI below threshold and not currently receiving a packet)

the magnitude of the error between ideal constellations and the received signal over the 64 symbols immediately following the sync word. LQI is best used as a relative measurement of the link quality (a low value indicates a better link than what a high value does), since the value is dependent on the modulation format.

# 18 Forward Error Correction with Interleaving

# **18.1 Forward Error Correction (FEC)**

**HC210C-TR** has built in support for Forward Error Correction (FEC). To enable this option, set MDMCFG1.FEC\_EN to 1. FEC is only supported in fixed packet length mode, i.e. when PKTCTRL0.LENGTH\_CONFIG=0. FEC is

employed on the data field and CRC word in order to reduce the gross bit error rate when operating near the sensitivity limit. Redundancy is added to the transmitted data in such a way that the receiver can restore the original data in the presence of some bit errors.

The use of FEC allows correct reception at a lower Signal-to-Noise Ratio (SNR), thus extending communication range if the receiver bandwidth remains constant. Alternatively, for a given SNR, using FEC decreases the bit error rate (BER). The packet error rate (PER) is related to BER by

$$PER = 1 - (1 - BER)^{packet\_length}$$

A lower BER can therefore be used to allow longer packets, or a higher percentage of packets of a given length, to be transmitted successfully. Finally, in realistic ISM radio

environments, transient and time-varying phenomena will produce occasional errors even in otherwise good reception conditions. FEC will mask such errors and, combined with interleaving of the coded data, even correct relatively long periods of faulty reception (burst errors).

The FEC scheme adopted for HC210C-TR is convolutional coding, in which n bits are generated based on k input bits and the m most recent input bits, forming a code stream able to withstand a certain number of bit errors between each coding state (the m-bit window).

The convolutional coder is a rate  $\frac{1}{2}$  code with a constraint length of m = 4. The coder codes one input bit and produces two output bits; hence, the effective data rate is halved. This means that in order to transmit at the same effective data rate when using FEC, it is necessary to use twice as high over-the-air data rate. This will require a higher receiver bandwidth, and thus reduce sensitivity. In other words the improved reception by using FEC and the degraded sensitivity from a higher receiver bandwidth will be

Rev1.0 Page 46 Web: www.ljelect.com



**DATASHEET** 

counteracting factors. See Design Note

DN504 for more details [22].

### 18.2 Interleaving

Data received through radio channels will often experience burst errors due to interference and time-varying signal strengths. In order to increase the robustness to errors spanning multiple bits, interleaving is used when FEC is enabled. After de-interleaving, a continuous span of errors in the received stream will become single errors spread apart.

**HC210C-TR** employs matrix interleaving, which is illustrated in Figure 21. The on-chip interleaving and de-interleaving buffers are 4 x 4 matrices. In the transmitter, the data bits from the rate ½ convolutional coder are written into the rows of the matrix, whereas the bit sequence to be transmitted is read from the columns of the matrix. Conversely, in the receiver, the received symbols are written into the rows of the matrix, whereas the data

passed onto the convolutional decoder is read from the columns of the matrix.

When FEC and interleaving is used, at least one extra byte is required for trellis termination. In addition, the amount of data transmitted over the air must be a multiple of the size of the interleaver buffer (two bytes). The packet control hardware therefore automatically inserts one or two extra bytes at the end of the packet, so that the total length of the data to be interleaved is an even number. Note that these extra bytes are invisible to the user, as they are removed before the received packet enters the RX FIFO.

When FEC and interleaving is used the minimum data payload is 2 bytes.




Figure 18: General Principle of Matrix Interleaving

Rev1.0 Page 47 Web: www.ljelect.com



# 19 Radio Control




Figure 19: Complete Radio Control State Diagram

**HC210C-TR** has a built-in state machine that is used to switch between different operational states (modes). The change of state is done either by using command strobes or by internal events such as TX FIFO underflow.

A simplified state diagram, together with typical usage and current consumption, is

### 19.1 Power-On Start-Up Sequence

When the power supply is turned on, the system must be reset. This is achieved by one of the two sequences described below, i.e.

shown in Figure 11 on page 27. The complete radio control state diagram is shown in Figure 22. The numbers refer to the state number readable in the MARCSTATE status register. This register is primarily for test purposes.

automatic power-on reset (POR) or manual reset. After the automatic power-on reset or manual reset, it is also recommended to

Rev1.0 Page 48 Web: www.ljelect.com



### DATASHEET

change the signal that is output on the GDO0 pin. The default setting is to output a clock signal with a frequency of CLK\_XOSC/192. However, to optimize performance in TX and RX, an alternative GDO setting from the settings found in Table 41 on page 60 should be selected.

### Automatic POR

A power-on reset circuit is included in the **HC210C-TR**. The minimum requirements stated in Table 18 must be followed for the power-on reset to function properly. The internal power- up sequence is completed when CHIP\_RDYN goes low. CHIP\_RDYN is observed on the SO

pin after CSn is pulled low. See Section 10.1 for more details on CHIP RDYn.

When the **IC210G-TR** reset is completed, the chip will be in the IDLE state and the crystal oscillator will be running. If the chip has had sufficient time for the crystal oscillator to stabilize after the power-on-reset, the SO pin will go low immediately after taking CSn low. If CSn is taken low before reset is completed, the SO pin will first go high, indicating that the crystal oscillator is not stabilized, before going low as shown in Figure 23.




Figure 20: Power-On Reset

### Manual Reset

The other global reset possibility on **#C210C-TR** uses the SRES command strobe. By issuing this strobe, all internal registers and states are

### 19.2 Crystal Control

The crystal oscillator (XOSC) is either automatically controlled or always on, if  ${\tt MCSM0.XOSC}$  FORCE ON is set.

In the automatic mode, the XOSC will be turned off if the SXOFF or SPWD command strobes are issued; the state machine then goes to XOFF or SLEEP respectively. This can only be done from the IDLE state. The XOSC will be turned off when CSn is released (goes high). The XOSC will be automatically

set to the default, IDLE state. The manual power-up sequence is as follows (see Figure 24):

- Set SCLK = 1 and SI = 0, to avoid potential problems with pin control mode (see Section 11.3 on page 33).
- Strobe CSn low / high.
- Hold CSn low and then high for at least 40 µs relative to pulling CSn low
- Pull CSn low and wait for SO to go low (CHIP RDYn).
- Issue the SRES strobe on the SI line.
- When SO goes low again, reset is complete and the chip is in the IDLE state.




Figure 21: Power-On Reset with SRES

Note that the above reset procedure is only required just after the power supply is first turned on. If the user wants to reset the **#C210C-TR** after this, it is only necessary to issue an SRES command strobe

turned on again when CSn goes low. The state machine will then go to the IDLE state. The SO pin on the SPI interface must be pulled low before the SPI interface is ready to be used as described in Section 10.1 on page 30.

If the XOSC is forced on, the crystal will always stay on even in the SLEEP state.

Rev1.0 Page 49 Web: www.ljelect.com



**DATASHEET** 

Crystal oscillator start-up time depends on crystal ESR and load capacitances. The

electrical specification for the crystal oscillator can be found in Section 4.4 on page 17.

# 19.3 Voltage Regulator Control

The voltage regulator to the digital core is controlled by the radio controller. When the chip enters the SLEEP state which is the state with the lowest current consumption, the voltage regulator is disabled. This occurs after CSn is released when a SPWD command strobe has been sent on the SPI interface. The chip is then in the SLEEP state. Setting CSn

low again will turn on the regulator and crystal oscillator and make the chip enter the IDLE state.

When Wake on Radio is enabled, the WOR module will control the voltage regulator as described in Section19.5.

### 19.4 Active Modes

**HG210G-TR** has two active modes: receive and transmit. These modes are activated directly by the MCU by using the SRX and STX command strobes, or automatically by Wake on Radio.

The frequency synthesizer must be calibrated regularly. **#C210C-TR** has one manual calibration option (using the SCAL strobe), and three automatic calibration options that are controlled by the MCSMO.FS\_AUTOCAL setting:

- Calibrate when going from IDLE to either RX or TX (or FSTXON)
- Calibrate when going from either RX or TX to IDLE automatically
- Calibrate every fourth time when going from either RX or TX to IDLE automatically

If the radio goes from TX or RX to IDLE by issuing an SIDLE strobe, calibration will not be performed. The calibration takes a constant number of XOSC cycles; see Table 34 for timing details regarding calibration.

When RX is activated, the chip will remain in receive mode until a packet is successfully received or the RX termination timer expires (see Section 0). The probability that a false sync word is detected can be reduced by using PQT, CS, maximum sync word length, and sync word qualifier mode as described in Section 17. After a packet is successfully received, the radio controller goes to the state indicated by the MCSM1.RXOFF\_MODE setting. The possible destinations are:

- IDLE
- FSTXON: Frequency synthesizer on and ready at the TX frequency. Activate TX with STX

- TX: Start sending preamble
- RX: Start search for a new packet

**Note:** When MCSM1.RXOFF\_MODE=11 and a packet has been received, it will take some time before a valid RSSI value is present in the RSSI register again even if the radio has never exited RX mode. This time is the same as the RSSI response time discussed in DN505 [15].

Similarly, when TX is active the chip will remain in the TX state until the current packet has been successfully transmitted. Then the state will change as indicated by the MCSM1.TXOFF\_MODE setting. The possible destinations are the same as for RX.

The MCU can manually change the state from RX to TX and vice versa by using the command strobes. If the radio controller is currently in transmit and the SRX strobe is used, the current transmission will be ended and the transition to RX will be done.

If the radio controller is in RX when the STX or SFSTXON command strobes are used, the TX-if-CCA function will be used. If the channel is not clear, the chip will remain in RX. The  $\texttt{MCSM1.CCA\_MODE}$  setting controls the conditions for clear channel assessment. See Section 17.5 on page 46 for details.

The SIDLE command strobe can always be used to force the radio controller to go to the IDLE state.

Rev1.0 Page 50 Web: www.ljelect.com



**DATASHEET** 

### 19.5 Wake On Radio (WOR)

The optional Wake on Radio (WOR) functionality enables **#C210C-TR** to periodically wake up from SLEEP and listen for incoming packets without MCU interaction.

When the SWOR strobe command is sent on the SPI interface, the **HC210C-TR** will go to the SLEEP state when CSn is released. The RC oscillator must be enabled before the SWOR strobe can be used, as it is the clock source for the WOR timer. The on-chip timer will set **HC210C-TR** into IDLE state and then RX state. After a programmable time in RX, the chip will go back to the SLEEP state, unless a packet is

received. See Figure 25 and Section 0 for details on how the timeout works.

To exit WOR mode, set the **#C210C-TR** into the IDLE state

**HG210G-TR** can be set up to signal the MCU that a packet has been received by using the GDO pins. If a packet is received, the MCSM1.RXOFF\_MODE will determine the behaviour at the end of the received packet. When the MCU has read the packet, it can put the chip back into SLEEP with the SWOR strobe from the IDLE state.

**Note:** The FIFO looses its content in the SLEEP state.

The WOR timer has two events, Event 0 and Event 1. In the SLEEP state with WOR activated, reaching Event 0 will turn on the digital regulator and start the crystal oscillator. Event 1 follows Event 0 after a programmed timeout.

The time between two consecutive Event 0 is programmed with a mantissa value given by WOREVT1.EVENTO and WOREVTO.EVENTO, and an exponent value set by WORCTRL.WOR RES. The equation is:

TRL. WOR RES. The equation is: 
$$t_{Event0} = \frac{\overline{750}}{f_{XOSC}} EVENT0 \cdot 2^{5 \cdot WOR\_RES}$$

The Event 1 timeout is programmed with WORCTRL.EVENT1. Figure 25 shows the timing relationship between Event 0 timeout and Event 1 timeout.




Figure 22: Event 0 and Event 1 Relationship

The time from the **HC210C-TR** enters SLEEP state until the next Event0 is programmed to appear,  $t_{SLEEP}$  in Figure 25, should be larger than 11.08 ms when using a 26 MHz crystal and 10.67 ms when a 27 MHz crystal is used. If  $t_{SLEEP}$  is less than 11.08 (10.67) ms, there is a chance that the consecutive Event 0 will occur

$$\frac{750}{f_{xosc}}$$
.128 seconds

too early. Application Note AN047 [7] explains in detail the theory of operation and the different registers involved when using WOR, as well as highlighting important aspects when using WOR mode.

### 19.5.1 RC Oscillator and Timing

The frequency of the low-power RC oscillator used for the WOR functionality varies with temperature and supply voltage. In order to keep the frequency as accurate as possible, the RC oscillator will be calibrated whenever possible, which is when the XOSC is running and the chip is not in the SLEEP state. When the power and XOSC are enabled, the clock used by the WOR timer is a divided XOSC clock. When the chip goes to the sleep state, the RC oscillator will use the last valid calibration result. The frequency of the RC oscillator is locked to the main crystal frequency divided by 750.

In applications where the radio wakes up very often, typically several times every second, it is possible to do the RC oscillator calibration once and then turn off calibration to reduce the current consumption. This is done by setting WORCTRL.RC\_CAL=0 and requires that RC oscillator calibration values are read from registers RCCTRLO\_STATUS and RCCTRL1 STATUS and written back to

Rev1.0 Page 51 Web: www.ljelect.com



DATASHEET

RCCTRLO and RCCTRLO respectively. If the RC oscillator calibration is turned off, it will have to be manually turned on again if

temperature and supply voltage changes. Refer to Application Note AN047 [7] for further details.

### 19.6 Timing

Overall State Transition Times

The main radio controller needs to wait in certain states in order to make sure that the internal analog/digital parts have settled down and are ready to operate in the new states. A number of factors are important for the state transition times:

- The crystal oscillator frequency, f<sub>xosc</sub>
- PA ramping enabled or not
- The data rate in cases where PA ramping is enabled
- The value of the TESTO, TEST1, and FSCAL3 registers

Table 34 shows timing in crystal clock cycles for key state transitions.

Power on time and XOSC start-up times are variable, but within the limits stated in Table 13.

Note that TX to IDLE and TX to RX transition times are functions of data rate ( $f_{baudrate}$ ). When PA ramping is enabled (i.e. FRENDO.PA\_POWER $\neq$ 000<sub>b</sub>), TX to IDLE and TX to RX will require (FRENDO.PA\_POWER)/8· $f_{baudrate}$  longer times than the times stated in Table 34.

Table 33: Overall State Transition Times (Example for 26 MHz crystal oscillator, 250 kBaud data rate, and TEST0 = 0x0B (maximum calibration time)).

Description	Transition Time (no PA ramping)	Transition Time [μs]
IDLE to RX, no calibration	1953/fxosc	75.1
IDLE to RX, with calibration	1953/fxosc + FS calibration Time	799
IDLE to TX/FSTXON, no calibration	1954/fxosc	75.2
IDLE to TX/FSTXON, with calibration	1953/fxosc + FS calibration Time	799
TX to RX switch	782/fxosc + 0.25/fbaudrate	31.1
RX to TX switch	782/fxosc	30.1
TX to IDLE, no calibration	~0.25/fbaudrate	~1
TX to IDLE, with calibration	~0.25/fbaudrate + FS calibration Time	725
RX to IDLE, no calibration	2/fxosc	~0.1
RX to IDLE, with calibration	2/fxosc + FS calibration Time	724
Manual calibration	283/fxosc + FS calibration Time	735

### Frequency Synthesizer Calibration Time

Table 35 summarizes the frequency synthesizer (FS) calibration times for possible settings of TEST0 and FSCAL3.CHP CURR CAL EN. Setting FSCAL3.CHP CURR CAL EN to  $00_b$  disables the charge pump calibration stage. TESTO is set to the values recommended by SmartRF® Studio software [8]. The possible values for

TEST0 when operating with different frequency bands are 0x09 and 0x0B. SmartRF $^{\oplus}$  Studio software [8] always sets FSCAL3.CHP CURR CAL EN to  $10_b$ .

Note that in a frequency hopping spread spectrum or a multi-channel protocol the calibration time can be reduced from 712/724  $\mu$ s to 145/157  $\mu$ s. This is explained in Section 28.2.

Rev1.0 Page 52 Web: www.ljelect.com



**DATASHEET** 

Table 34. Frequency Synthesizer Calibration Times (26/27 MHz crystal)

TEST0	FSCAL3.CHP_CURR_CAL_E N	FS Calibration Time fxosc = 26 MHz	FS Calibration Time fxosc = 27 MHz
0x09	00b	3764/fxosc = 145 us	3764/fxosc = 139 us
0x09	10b	18506/fxosc = 712 us	18506/fxosc = 685 us
0x0B	00b	4073/fxosc = 157 us	4073/fxosc = 151 us
0x0B	10b	18815/fxosc = 724 us	18815/fxosc = 697 us

### 19.7 RX Termination Timer

**HC210G-TR** has optional functions for automatic termination of RX after a programmable time. The main use for this functionality is Wake on Radio, but it may also be useful for other applications. The termination timer starts when in RX state. The timeout is programmable with the MCSM2.RX\_TIME setting. When the timer expires, the radio controller will check the condition for staying in RX; if the condition is not met, RX will terminate.

The programmable conditions are:

- MCSM2.RX\_TIME\_QUAL=0: Continue receive if sync word has been found
- MCSM2.RX\_TIME\_QUAL=1: Continue receive if sync word has been found, or if the preamble quality is above threshold (PQT)

If the system expects the transmission to have started when enabling the receiver, the MCSM2.RX\_TIME\_RSSI function can be used. The radio controller will then terminate RX if the first valid carrier sense sample indicates no carrier (RSSI below threshold). See Section 17.4 on page 44 for details on Carrier Sense.

For ASK/OOK modulation, lack of carrier sense is only considered valid after eight symbol periods. Thus, the MCSM2.RX\_TIME\_RSSI function can be used in ASK/OOK mode when the distance between "1" symbols is eight or less.

If RX terminates due to no carrier sense when the MCSM2.RX TIME RSSI function is used, or if no sync word was found when using the MCSM2.RX TIME timeout function, the chip will always go back to IDLE if WOR is disabled and back to SLEEP if WOR is enabled. Otherwise, the MCSM1.RXOFF MODE setting determines the state to go to when RX ends. This means that the chip will not automatically go back to SLEEP once a sync word has been received. It is therefore recommended to always wake up the microcontroller on sync word detection when using WOR mode. This can be done by selecting output signal 6 (see Table 41 on page 60) on one of the programmable GDO output pins, programming the microcontroller to wake up on an edge-triggered interrupt from this GDO pin.

Rev1.0 Page 53 Web: www.ljelect.com



**DATASHEET** 

### 20 Data FIFO

The HC210C-TR contains two 64 byte FIFOs, one for received data and one for data to be transmitted. The SPI interface is used to read from the RX FIFO and write to the TX FIFO. Section 10.5 contains details on the SPI FIFO access. The FIFO controller will detect overflow in the RX FIFO and underflow in the TX FIFO.

When writing to the TX FIFO it is the responsibility of the MCU to avoid TX FIFO overflow. A TX FIFO overflow will result in an error in the TX FIFO content.

Likewise, when reading the RX FIFO the MCU must avoid reading the RX FIFO past its empty value since a RX FIFO underflow will result in an error in the data read out of the RX FIFO.

The chip status byte that is available on the SO pin while transferring the SPI header and contains the fill grade of the RX FIFO if the access is a read operation and the fill grade of the TX FIFO if the access is a write operation. Section 10.1 on page 30 contains more details on this.

The number of bytes in the RX FIFO and TX FIFO can be read from the status registers RXBYTES.NUM RXBYTES TXBYTES.NUM TXBYTES respectively. If a received data byte is written to the RX FIFO at the exact same time as the last byte in the RX FIFO is read over the SPI interface, the RX FIFO pointer is not properly updated and the last read byte will be duplicated. To avoid this problem, the RX FIFO should never be emptied before the last byte of the packet is received.

For packet lengths less than 64 bytes it is recommended to wait until the complete packet has been received before reading it out of the RX FIFO.

If the packet length is larger than 64 bytes, the MCU must determine how many bytes can be R FΙ read from the Τ followi (RXBYTES.NUM RXBYTEShe ng 1).

1. Read RXBYTES.NUM RXBYTES repeatedly at a rate specified to be at least twice that of which RF bytes are received until the same value is returned twice; store value in n.

- 2. If n < # of bytes remaining in packet, read *n*-1 bytes from the RX FIFO.
- 3. Repeat steps 1 and 2 until n = # of bytes remaining in packet.
- 4. Read the remaining bytes from the RX FIFO.

The 4-bit FIFOTHR.FIFO THR setting is used to program threshold points in the FIFOs.

Table 36 lists the 16 FIFO THR settings and the corresponding thresholds for the RX and TX FIFOs. The threshold value is coded in opposite directions for the RX FIFO and TX FIFO. This gives equal margin to the overflow and underflow conditions when the threshold is reached.

Table 35: FIFO THR Settings and the **Corresponding FIFO Thresholds** 

FIFO_THR	Bytes in TX FIFO	Bytes in RX FIFO
0 (0000)	61	4
1 (0001)	57	8
2 (0010)	53	12
3 (0011)	49	16
4 (0100)	45	20
5 (0101)	41	24
6 (0110)	37	28
7 (0111)	33	32
8 (1000)	29	36
9 (1001)	25	40
10 (1010)	21	44
11 (1011)	17	48
12 (1100)	13	52
13 (1101)	9	56
14 (1110)	5	60
15 (1111)	1	64

A signal will assert when the number of bytes in the FIFO is equal to or higher than the programmed threshold. This signal can be viewed on the GDO pins (see Table 41 on page 60).

Figure 26 shows the number of bytes in both the RX FIFO and TX FIFO when the threshold signal toggles in the case of FIFO THR=13. Figure 27 shows the signal on the GDO pin as the respective FIFO is filled above the threshold, and then drained below in the case of FIFO THR=13.



DATASHEET




Figure 23: Number of Bytes in FIFO vs. the GDO Signal (GDOx\_CFG=0x00 in RX and GDOx\_CFG=0x02 in TX, FIFO\_THR=13)

Figure 24 Example of FIFOs at Threshold

# 21 Frequency Programming

The frequency programming in **#C210G-TR** is designed to minimize the programming needed in a channel-oriented system.

To set up a system with channel numbers, the desired channel spacing is programmed with the <code>MDMCFG0.CHANSPC\_M</code> and <code>MDMCFG1.CHANSPC\_E</code> registers. The channel spacing registers are mantissa and exponent respectively. The base or start frequency is set

by the 24 bit frequency word located in the FREQ2, FREQ1, and FREQ0 registers. This word will typically be set to the centre of the lowest channel frequency that is to be used.

The desired channel number is programmed with the 8-bit channel number register, CHANNR.CHAN, which is multiplied by the channel offset. The resultant carrier frequency is given by:

$$f_{carrier} = \frac{f_{XOSC}}{2^{16}} \cdot \left( FREQ + CHAN \cdot \left( (256 + CHANSPC \_M) \cdot 2^{CHANSPC\_E-2} \right) \right)$$

With a 26 MHz crystal the maximum channel spacing is 405 kHz. To get e.g. 1 MHz channel spacing, one solution is to use 333 kHz channel spacing and select each third channel in CHANNR.CHAN.

The preferred IF frequency is programmed with the FSCTRL1.FREQ\_IF register. The IF frequency is given by:

$$f_{IF} = \frac{f_{XOSC}}{2^{10}} \cdot FREQ\_IF$$

Note that the SmartRF® Studio software [8] automatically calculates the optimum FSCTRL1.FREQ\_IF register setting based on channel spacing and channel filter bandwidth.

If any frequency programming register is altered when the frequency synthesizer is running, the synthesizer may give an undesired response. Hence, the frequency programming should only be updated when the radio is in the IDLE state.

Rev1.0 Page 55 Web: www.ljelect.com



# **22 VCO**

The VCO is completely integrated on-chip.

### 22.1 VCO and PLL Self-Calibration

The VCO characteristics vary with temperature and supply voltage changes as well as the desired operating frequency. In order to ensure reliable operation, #C210C-TR includes frequency synthesizer self-calibration circuitry. This calibration should be done regularly, and must be performed after turning on power and before using a new frequency (or channel). The number of XOSC cycles for completing the PLL calibration is given in Table 34 on page 52.

The calibration can be initiated automatically or manually. The synthesizer can automatically calibrated each time synthesizer is turned on, or each time the synthesizer is turned off automatically. This is configured with the MCSMO.FS AUTOCAL register setting. In manual mode, the calibration is initiated when the SCAL command strobe is activated in the IDLE mode.

Note: The calibration values maintained in SLEEP mode, so the calibration is still valid after waking up from SLEEP mode unless supply voltage or temperature has changed significantly.

To check that the PLL is in lock, the user can program register IOCFGx.GDOx CFG 0x0A, and use the lock detector output available on the GDOx pin as an interrupt for the MCU (x = 0,1, or 2). A positive transition on the GDOx pin means that the PLL is in lock. As an alternative the user can read register FSCAL1. The PLL is in lock if the register content is different from 0x3F. Refer also to the HC210C-TR Errata Notes [4].

For more robust operation, the source code could include a check so that the PLL is recalibrated until PLL lock is achieved if the PLL does not lock the first time.

# 23 Voltage Regulators

**HC210C-TR** contains several on-chip linear voltage regulators that generate the supply voltages needed by low-voltage modules. These voltage regulators are invisible to the user, and can be viewed as integral parts of the various modules. The user must however make sure that the absolute maximum ratings and required pin voltages in Table 1 and Table 19 are not exceeded.

By setting the CSn pin low, the voltage regulator to the digital core turns on and the crystal oscillator starts. The SO pin on the SPI interface must go low before the first positive edge of SCLK (setup time is given in Table If the chip is programmed to enter power-down mode (SPWD strobe issued), the power will be turned off after CSn goes high. The power and crystal oscillator will be turned on again when CSn goes low.

The voltage regulator for the digital core requires one external decoupling capacitor.

The voltage regulator output should only be used for driving the **HC210C-TR**.

# 24 Output Power Programming

The RF output power level from the device has two levels of programmability as illustrated in Figure 28. The special PATABLE register can hold up to eight user selected output power settings. The 3-bit FRENDO.PA POWER value selects the PATABLE entry to use. This twolevel functionality provides flexible PA power ramp up and ramp down at the start and end

of transmission as well as ASK modulation shaping. All the PA power settings in the from index 0 up to PATABLE FRENDO.PA POWER value are used.

The power ramping at the start and at the end of a packet can be turned off by setting FRENDO.PA POWER=0 and then program the

Rev1.0 Page 56 Web: www.ljelect.com



**DATASHEET** 

desired output power to index  $\mathbf{0}$  in the PATABLE.

If OOK modulation is used, the logic 0 and logic 1 power levels shall be programmed to index 0 and 1 respectively.

Table 39 contains recommended PATABLE settings for various output levels and frequency bands. DN013 [18] gives the complete tables for the different frequency bands using multi-layer inductors. Using PA settings from 0x61 to 0x6F is not allowed.

Table 40 contains output power and current consumption for default PATABLE setting (0xC6).

See Section 10.6 on page 32 for PATABLE programming details. PATABLE must be programmed in burst mode if you want to write to other entries than PATABLE [0].

**Note:** All content of the PATABLE except for the first byte (index 0) is lost when entering the SLEEP state.

Table 36: Optimum PATABLE Settings for Various Output Power Levels and Frequency Bands Using Wire-Wound Inductors in 868/915 MHz Frequency Bands

	8	68 MHz	915 MHz		
Output Power [dBm]	Setting	Current Consumption, Typ. [mA]	Setting	Current Consumption, Typ. [mA]	
-30	0x03	12.0	0x03	11.9	
-20	0x17	12.6	0x0E	12.5	
-15	0x1D	13.3	0x1E	13.3	
-10	0x26	14.5	0x27	14.8	
-6	0x37	16.4	0x38	17.0	
0	0x50	16.8	0x8E	17.2	
5	0x86	19.9	0x84	20.2	
7	0xCD	25.8	0xCC	25.7	
10	0xC5	30.0	0xC3	30.7	
12/11	0xC0	34.2	0xC0	33.4	

Table 37: Output Power and Current Consumption for Default PATABLE Setting Using Wire-Wound Inductors in 868/915 MHz Frequency Bands

	8	368 MHz	915 MHz		
Default Power Setting	Output Current Power Consumption, [dBm] Typ. [mA]		Output Power [dBm]	Current Consumption, Typ. [mA]	
0xC6	9.6	29.4	8.9	28.7	

Rev1.0 Page 57 Web: www.ljelect.com

**DATASHEET** 

Table 38: Optimum PATABLE Settings for Various Output Power Levels and Frequency Bands Using Multi-layer Inductors

	315 MHz		4	133 MHz	8	68 MHz	9	15 MHz
Output Power [dBm]	Setting	Current Consumption, Typ. [mA]						
-30	0x12	10.9	0x12	11.9	0x03	12.1	0x03	12.0
-20	0x0D	11.4	0x0E	12.4	0x0F	12.7	0x0E	12.6
-15	0x1C	12.0	0x1D	13.1	0x1E	13.4	0x1E	13.4
-10	0x34	13.5	0x34	14.4	0x27	15.0	0x27	14.9
0	0x51	15.0	0x60	15.9	0x50	16.9	0x8E	16.7
5	0x85	18.3	0x84	19.4	0x81	21.0	0xCD	24.3
7	0xCB	22.1	0xC8	24.2	0xCB	26.8	0xC7	26.9
10	0xC2	26.9	0xC0	29.1	0xC2	32.4	0xC0	31.8

Table 39: Output Power and Current Consumption for Default PATABLE Setting Using Multi-layer Inductors

•	315 MHz		315 MHz 433 MHz		868 MHz		915 MHz	
Default Power Setting	Output Power [dBm]	Current Consumption, Typ. [mA]						
0xC6	8.5	24.4	7.8	25.2	8.5	29.5	7.2	27.4

# 25 Shaping and PA Ramping

With ASK modulation, up to eight power settings are used for shaping. The modulator contains a counter that counts up when transmitting a one and down when transmitting a zero. The counter counts at a rate equal to 8 times the symbol rate. The counter saturates at FRENDO.PA\_POWER and 0 respectively.

This counter value is used as an index for a lookup in the power table. Thus, in order to utilize the whole table, FRENDO.PA\_POWER should be 7 when ASK is active. The shaping of the ASK signal is dependent on the configuration of the PATABLE. Figure 29 shows some examples of ASK shaping.




Figure 25: PA\_POWER and PATABLE

Rev1.0 Page 58 Web: www.ljelect.com

DATASHEET




Figure 26: Shaping of ASK Signal

# 26 General Purpose / Test Output Control Pins

The three digital output pins GDO0, GDO1, and GDO2 are general control pins configured with IOCFG0.GDO0\_CFG, IOCFG1.GDO1\_CFG, and IOCFG2.GDO2\_CFG respectively. Table 41 shows the different signals that can be monitored on the GDO pins. These signals can be used as inputs to the MCU.

GDO1 is the same pin as the SO pin on the SPI interface, thus the output programmed on this pin will only be valid when CSn is high. The default value for GDO1 is 3-stated which is useful when the SPI interface is shared with other devices.

The default value for GDO0 is a 135-141 kHz clock output (XOSC frequency divided by 192). Since the XOSC is turned on at power-on-reset, this can be used to clock the MCU in systems with only one crystal. When the MCU is up and running, it can change the clock frequency by writing to IOCFG0.GDO0 CFG.

An on-chip analog temperature sensor is enabled by writing the value 128 (0x80) to the IOCFGO register. The voltage on the GDOO pin is then proportional to temperature. See Section 4.7 on page 18 for temperature sensor specifications.

If the IOCFGx.GDOx\_CFG setting is less than 0x20 and IOCFGx\_GDOx\_INV is 0 (1), the GDO0 and GDO2 pins will be hardwired to 0 (1), and the GDO1 pin will be hardwired to 1 (0) in the SLEEP state. These signals will be hardwired until the CHIP\_RDYn signal goes low.

If the  ${\tt IOCFGx.GDOx\_CFG}$  setting is  ${\tt 0x20}$  or higher, the GDO pins will work as programmed also in SLEEP state. As an example, GDO1 is high impedance in all states if  ${\tt IOCFG1.GDO1\ CFG=0x2E}$ .

Rev1.0 Page 59 Web: www.ljelect.com



DATASHEET

# Table 40: GDOx Signal Selection (x = 0, 1, or 2)

GDOx_CFG	GIS:0 Description										
0 (0x00)	Associated to the RX FIFO: Asserts when RX FIFO is filled at or above the RX FIFO threshold. De-asserts when RX FIFO is drained below the same threshold.										
1 (0x01)	Associated to the RX FIFO: Asserts when RX FIFO is filled at or above the RX FIFO threshold or the end of packet is reached. De-asserts when the RX FIFO is empty.										
2 (0x02)	Associated to the TX FIFO: Asserts when the TX FIFO is filled at or above the TX FIFO threshold. De-asserts when the TX FIFO is below the same threshold.										
3 (0x03)	Associated to the TX FIFO: Asserts when TX FIFO is full. De-asserts when the TX FIFO is drained below the TX FIFO threshold.										
4 (0x04)	Asserts when the RX FIFO has overflowed. De-asserts when the FIFO has been flushed.										
5 (0x05)	Asserts when the TX FIFO has underflowed. De-asserts when the FIFO is flushed.										
6 (0x06)	Asserts when sync word has been sent / received, and de-asserts at the end of the packet. In RX, the pin will also de-assert when a packet is discarded due to address or maximum length filtering or when the radio enters RXFIFO_OVERFLOW state. In TX the pin will de-assert if the TX FIFO underflows.										
7 (0x07)	Asserts when a packet has been received with CRC OK. De-asserts when the first byte is read from the RX FIFO.										
8 (0x08)	Preamble Quality Reached. Asserts when the PQI is above the programmed PQT value. De-asserted when the chip re-										
9 (0x09)	enters RX state (MARCSTATE=0x0D) or the PQI gets below the programmed PQT value.  Clear channel assessment. High when RSSI level is below threshold (dependent on the current CCA_MODE setting).										
10	Lock detector output. The PLL is in lock if the lock detector output has a positive transition or is constantly logic high. To check for PLL lock the lock detector output should be used as an interrupt for the MCU.										
	Serial Clock. Synchronous to the data in synchronous serial mode.										
11	In RX mode, data is set up on the falling edge by #62106-717 when GDOx_INV=0. In TX mode, data is sampled by #62106-717 on the rising edge of the serial clock when GDOX_INV=0.										
(0x0B) 12	Serial Synchronous Data Output. Used for synchronous serial mode.										
13	Serial Data Output. Used for asynchronous serial mode.										
14	Carrier sense. High if RSSI level is above threshold. Cleared when entering IDLE mode.										
15	CRC_OK. The last CRC comparison matched. Cleared when entering/restarting RX mode.										
16 (0x10) to	Reserved – used for test.										
22	RX_HARD_DATA[1]. Can be used together with RX_SYMBOL_TICK for alternative serial RX output.										
23	RX_HARD_DATA[0]. Can be used together with RX_SYMBOL_TICK for alternative serial RX output.										
24 (0x18) to	Reserved – used for test.										
27 (0×4P)	PA_PD. <b>Note</b> : PA_PD will have the same signal level in SLEEP and TX states. To control an external PA or RX/TX switch in applications where the SLEEP state is used it is recommended to use GDOX CFGX=0x2F instead.										
28	LNA_PD. <b>Note:</b> LNA_PD will have the same signal level in SLEEP and RX states. To control an external LNA or RX/TX switch in applications where the SLEEP state is used it is recommended to use <code>GDOX CFGX=0x2F</code> instead.										
29	RX_SYMBOL_TICK. Can be used together with RX_HARD_DATA for alternative serial RX output.										
30 (0x1E)	Reserved – used for test.										
36	WOR EVNTO.										
37	WOR_EVITIO.										
38	Reserved – used for test.										
39	CLK_32k.										
40	Reserved – used for test.										
41	CHIP_RDYn. Reserved – used for test.										
43	XOSC_STABLE.										
44	Reserved – used for test.										
45	GD00_Z_EN_N. When this output is 0, GD00 is configured as input (for serial TX data).										
46	High impedance (3-state).										
47	HW to 0 (HW1 achieved by setting GDOx INV=1). Can be used to control an external LNA/PA or RX/TX switch.  CLK_XOSC/1										
48 49	CLK_XOSC/1 CLK_XOSC/1.5										
50	CLK_XOSC/2										
51	CLK_XOSC/3										
52	CLK_XOSC/4 Note: There are 3 GDO pins, but only one CLK_XOSC/n can be selected as an output at any										
53	CLK_XOSC/6 time. If CLK_XOSC/n is to be monitored on one of the GDO pins, the other two GDO pins										
54	CLK_XOSC/8 must be configured to values less than 0x30. The GDO0 default value is CLK_XOSC/192.										
55 56	CLK_XOSC/12  CLK_XOSC/16  To optimize RF performance, these signals should not be used while the radio is in RX or TX										
57	CLK_XOSC/24 mode.										
58	CLK_XOSC/32										
59	CLK_XOSC/48										
60	CLK_XOSC/64										
61	CLK_XOSC/96										
62	CLK_XOSC/128										
63	CLK_XOSC/192										

DATASHEET

# 27 Asynchronous and Synchronous Serial Operation

Several features and modes of operation have been included in the **#C210C-TR** to provide backward compatibility with previous Chipcon products and other existing RF communication systems. For new systems, it is recommended

27.1 Asynchronous Serial Operation

Asynchronous transfer is included in the **HG210G-TR** for backward compatibility with systems that are already using the asynchronous data transfer.

When asynchronous transfer is enabled, several of the support mechanisms for the MCU that are included in **HC210C-TR** will be disabled, such as packet handling hardware, buffering in the FIFO, and so on. The asynchronous transfer mode does not allow for the use of the data whitener, interleaver, and FEC, and it is not possible to use Manchester encoding. MSK is not supported for asynchronous transfer.

Setting PKTCTRL0.PKT\_FORMAT to 3 enables asynchronous serial mode. In TX, the GDO0 pin is used for data input (TX data). Data output can be on GDO0, GDO1, or GDO2. This is set by the  ${\tt IOCFG0.GDO0\_CFG}$ ,  ${\tt IOCFG1.GDO1\_CFG}$  and  ${\tt IOCFG2.GDO2\_CFG}$  fields.

The **HC210C-TR** modulator samples the level of the asynchronous input 8 times faster than the programmed data rate. The timing requirement

27.2 Synchronous Serial Operation

Setting PKTCTRL0.PKT FORMAT enables synchronous serial mode. In the synchronous serial mode, data is transferred on a two-wire serial interface. The **HC210G-TR** provides a clock that is used to set up new data on the data input line or sample data on the data output line. Data input (TX data) is on the GDO0 pin. This pin will automatically be configured as an input when TX is active. The TX latency is 8 bits. The data output pin can be any of the GDO pins. This is set by the IOCFG0.GDO0 CFG, IOCFG1.GDO1 CFG, and IOCFG2.GDO2 CFG fields. Time from start of reception until data is available on the receiver data output pin is equal to 9 bit.

Preamble and sync word insertion/detection may or may not be active, dependent on the sync mode set by the MDMCFG2.SYNC MODE.

to use the built-in packet handling features, as they can give more robust communication, significantly offload the microcontroller, and simplify software development.

for the asynchronous stream is that the error in the bit period must be less than one eighth of the programmed data rate.

In asynchronous serial mode no data decision is done on-chip and the raw data is put on the data output line in RX. When using asynchronous serial mode make sure the interfacing MCU does proper oversampling and that it can handle the jitter on the data output line. The MCU should tolerate a jitter of  $\pm 1/8$  of a bit period as the data stream is time-discrete using 8 samples per bit.

In asynchronous serial mode there will be glitches of 37 - 38.5 ns duration (1/XOSC) occurring infrequently and with random periods. A simple RC filter can be added to the data output line between **HC210C-TR** and the MCU to get rid of the 37 - 38.5 ns ns glitches if considered a problem. The filter 3 dB cut-off frequency needs to be high enough so that the data is not filtered and at the same time low enough to remove the glitch. As an example, for 2.4 kBaud data rate a 1 k $\Omega$  resistor and

2.7 nF capacitor can be used. This gives a 3 dB cut-off frequency of 59 kHz.

If preamble and sync word is disabled, all other packet handler features and FEC should also be disabled. The MCU must then handle preamble and sync word insertion and detection in software.

If preamble and sync word insertion/detection are left on, all packet handling features and FEC can be used. One exception is that the address filtering feature is unavailable in synchronous serial mode.

When using the packet handling features in synchronous serial mode, the *HC210C-TR* will insert and detect the preamble and sync word and the MCU will only provide/get the data payload. This is equivalent to the recommended FIFO operation mode.

An alternative serial RX output option is to configure any of the GD0 pins for



DATASHEET

RX\_SYMBOL\_TICK and RX\_HARD\_DATA, see Table 41. RX\_HARD\_DATA[1:0] is the hard decision symbol. RX\_HARD\_DATA[1:0] contain data for 4-ary modulation formats while RX\_HARD\_DATA[1] contain data for 2-ary modulation formats. The

RX\_SYMBOL\_TICK signal is the symbol clock and is high for one half symbol period whenever a new symbol is presented on the hard and soft data outputs. This option may be used for both synchronous and asynchronous interfaces.

# 28 System Considerations and Guidelines

# 28.1 SRD Regulations

International regulations and national laws regulate the use of radio receivers and transmitters. Short Range Devices (SRDs) for license free operation below 1 GHz are usually operated in the 315 MHz, 433 MHz, 868 MHz or 915 MHz frequency bands. The **#C210C-TB** is specifically designed for such use with its 300

- 348 MHz, 387 - 464 MHz, and 779 - 928 MHz operating ranges. The most important regulations when using the **#C210C-TR** in the 315 MHz, 433 MHz, 868 MHz, or 915 MHz

frequency bands are EN 300 220 (Europe) and FCC CFR47 part 15 (USA). A summary of the most important aspects of these

regulations can be found in Application Note AN001 [5] and Application Note AN050 [6].

For compliance with modulation bandwidth requirements under EN 300 220 in the 863 to 870 MHz frequency range it is recommended to use a 26 MHz crystal for frequencies below 869 MHz and a 27 MHz crystal for frequencies above 869 MHz. For more information see Application Note AN050 [6].

Please note that compliance with regulations is dependent on the complete system performance. It is the customer's responsibility to ensure that the system complies with regulations.

### 28.2 Frequency Hopping and Multi-Channel Systems

The 315 MHz, 433 MHz, 868 MHz, or 915 MHz bands are shared by many systems both in industrial, office, and home environments. It is therefore recommended to use frequency hopping spread spectrum (FHSS) or a multichannel protocol because the frequency diversity makes the system more robust with respect to interference from other systems operating in the same frequency band. FHSS also combats multipath fading.

**HC210C-TR** is highly suited for FHSS or multichannel systems due to its agile frequency synthesizer and effective communication interface. Using the packet handling support and data buffering is also beneficial in such systems as these features will significantly offload the host controller.

Charge pump current, VCO current, and VCO capacitance array calibration data is required for each frequency when implementing frequency hopping for **HC210C-TR**. There are 3 ways of obtaining the calibration data from the chip:

1) Frequency hopping with calibration for each hop. The PLL calibration time is approximately 725 µs. The blanking interval between each frequency hop is then approximately 800 µs.

- 2) Fast frequency hopping without calibration for each hop can be done by performing the necessary calibrating at startup and saving the resulting FSCAL3, FSCAL2, and FSCAL1 register values in MCU memory. The VCO capacitance calibration FSCAL1 register value must be found for each RF frequency to be used. The VCO current calibration value and the charge pump current calibration value available in FSCAL2 and FSCAL3 respectively are not dependent on the RF frequency, so the same value can therefore be used for all RF frequencies for these two registers. Between each frequency hop, the calibration process can then be replaced by writing the FSCAL3, FSCAL2 and FSCAL1 register values that corresponds to the next RF frequency. The PLL turn on time is approximately 75 µs. The blanking interval between each frequency hop is then approximately 75 µs.
- 3) Run calibration on a single frequency at startup. Next write 0 to FSCAL3[5:4] to disable the charge pump calibration. After writing to FSCAL3[5:4], strobe SRX (or STX) with MCSM0.FS\_AUTOCAL=1 for each new frequency hop. That is, VCO current and VCO capacitance calibration is done, but not charge

Rev1.0 Page 62 Web: www.ljelect.com



# **DATASHEET**

pump current calibration. When charge pump current calibration is disabled the calibration time is reduced from 712/724  $\mu$ s to 145/157  $\mu$ s (26 MHz crystal and TEST0 = 0x09/0B). The blanking interval between each frequency hop is then 220/232  $\mu$ s. See Table 35.

There is a trade off between blanking time and memory space needed for storing calibration data in non-volatile memory. Solution 2) above gives the shortest blanking interval, but requires more memory space to store calibration values. This solution also requires that the supply voltage and temperature do not vary much in order to have a robust solution. Solution 3) gives approximately 570 µs smaller blanking interval than solution 1).

The recommended settings for TESTO.VCO\_SEL\_CAL\_EN change with frequency. This means that one should always use SmartRF® Studio [8] to get the correct settings for a specific frequency before doing a calibration, regardless of which calibration method is being used.

**Note:** The content in the TESTO register is not retained in SLEEP state, thus it is necessary to re-write this register when returning from the SLEEP state.

### 28.3 Wideband Modulation when not Using Spread Spectrum

Digital modulation systems under FCC part 15.247 include 2-FSK, GFSK, and 4-FSK modulation. A maximum peak output power of 1 W (+30 dBm) is allowed if the 6 dB bandwidth of the modulated signal exceeds 500 kHz. In addition, the peak power spectral density conducted to the antenna shall not be greater than +8 dBm in any 3 kHz band.

Operating at high data rates and frequency separation, the **#C210G-TR** is suited for systems targeting compliance with digital modulation system as defined by FCC part 15.247. An external power amplifier is needed to increase the output above +10 dBm. Please refer to DN006 [14] for further details concerning wideband modulation and **#C210G-TR**.

### 28.4 Wireless MBUS

The wireless MBUS standard is a communication standard for meters and wireless readout of meters, and specifies the physical and the data link layer. Power consumption is a critical parameter for the meter side, since the communication link shall be operative for the full lifetime of the meter, without changing the battery. \*\*MC210C-TR\*\* combined with \*\*MSP430\*\* is an excellent choice for the Wireless MBUS standard, \*\*MC210C-TR\*\* is a truly low

# cost, low power and flexible transceiver, and **MSP430** a high performance and low power MCU. For more information regarding using **HC210C-TR** for Wireless MBUS applications, see AN067 [17].

Since the Wireless MBUS standard operates in the 868-870 ISM band, the radio requirements must also comply with the ETSI EN 300 220 and CEPT/ERC/REC 70-03 E standards.

### 28.5 Data Burst Transmissions

The high maximum data rate of **HC210C-TR** opens up for burst transmissions. A low average data rate link (e.g. 10 kBaud) can be realized by using a higher over-the-air data rate. Buffering the data and transmitting in bursts at high data rate (e.g. 500 kBaud) will reduce the time in active mode, and hence also reduce the average current consumption significantly.

Reducing the time in active mode will reduce the likelihood of collisions with other systems in the same frequency range.

**Note:** The sensitivity and thus transmission range is reduced for high data rate bursts compared to lower data rates.

# 28.6 Continuous Transmissions

In data streaming applications, the **#C210C- TR** opens up for continuous transmissions at 500 kBaud effective data rate. As the modulation is done with a closed loop PLL, there is no

limitation in the length of a transmission (open loop modulation used in some transceivers often prevents this kind of continuous data streaming and reduces the effective data rate).

Rev1.0 Page 63 Web: www.ljelect.com



**DATASHEET** 

# 28.7 Low Cost Systems

As the **HC210C-TR** provides 0.6 - 500 kBaud multi- channel performance without any external SAW or loop filters, a very low cost system can be made. A HC-49 type SMD crystal is used in the HC210C-TREM reference designs ([2]

# and [3]). The crystal package strongly influences the price. In a size constrained PCB design, a smaller, but more expensive, crystal may be used.

# 28.8 Battery Operated Systems

In low power applications, the SLEEP state with the crystal oscillator core switched off should be used when the **#62106-TR** is not active. It is possible to leave the crystal oscillator core

running in the SLEEP state if start-up time is critical. The WOR functionality should be used in low power applications.

### 28.9 Increasing Output Power

In some applications it may be necessary to extend the link range. Adding an external power amplifier is the most effective way of doing this. The power amplifier should be

inserted between the antenna and the balun and matching circuit. Two T/R switches are needed to disconnect the PA in RX mode, see details in Figure 30.




Figure 27: Block Diagram of **#62106-77** Usage with External Power Amplifier

# 29 Configuration Registers

The configuration of **HC210C-TR** is done by programming 8-bit registers. The optimum configuration data based on selected system parameters are most easily found by using the SmartRF→ Studio software [8]. Complete descriptions of the registers are given in the following tables. After reset, all the registers have default values as shown in the tables. The optimum register setting might differ from the default value. After a reset, all registers that shall be different from the default value therefore needs to be programmed through the SPI interface.

There are 13 command strobe registers, listed in Table 42. Accessing these registers will initiate the change of an internal state or mode. There are 47 normal 8-bit configuration registers listed in Table 43. Many of these

registers are for test purposes only, and need not be written for normal operation of **HC210C-TR**.

There are also 12 status registers that are listed in Table 44. These registers, which are read-only, contain information about the status of **HC210C-TR**.

The two FIFOs are accessed through one 8-bit register. Write operations write to the TX FIFO, while read operations read from the RX FIFO.

During the header byte transfer and while writing data to a register or the TX FIFO, a status byte is returned on the SO line. This status byte is described in Table 23 on page 30.

Table 45 summarizes the SPI address space. The address to use is given by adding the base address to the left and the burst and

Rev1.0 Page 64 Web: www.ljelect.com



DATASHEET

read/write bits on the top. Note that the burst bit has different meaning for base addresses

above and below 0x2F.

**Table 41: Command Strobes** 

Address	Strobe Name	Description
0x30	SRES	Reset chip.
0x31	SFSTXON	Enable and calibrate frequency synthesizer (if MCSM0.FS_AUTOCAL=1). If in RX (with CCA): Go to a wait state where only the synthesizer is running (for quick RX / TX turnaround).
0x32	SXOFF	Turn off crystal oscillator.
0x33	SCAL	Calibrate frequency synthesizer and turn it off. SCAL can be strobed from IDLE mode without setting manual calibration mode (MCSM0.FS_AUTOCAL=0)
0x34	SRX	Enable RX. Perform calibration first if coming from IDLE and MCSM0.FS_AUTOCAL=1.
0x35	STX	In IDLE state: Enable TX. Perform calibration first if MCSM0.FS_AUTOCAL=1. If in RX state and CCA is enabled: Only go to TX if channel is clear.
0x36	SIDLE	Exit RX / TX, turn off frequency synthesizer and exit Wake-On-Radio mode if applicable.
0x38	SWOR	Start automatic RX polling sequence (Wake-on-Radio) as described in Section 19.5 if WORCTRL.RC_PD=0.
0x39	SPWD	Enter power down mode when CSn goes high.
0x3A	SFRX	Flush the RX FIFO buffer. Only issue SFRX in IDLE or RXFIFO_OVERFLOW states.
0x3B	SFTX	Flush the TX FIFO buffer. Only issue SFTX in IDLE or TXFIFO_UNDERFLOW states.
0x3C	SWORRST	Reset real time clock to Event1 value.
0x3D	SNOP	No operation. May be used to get access to the chip status byte.

Rev1.0 Page 65 Web: www.ljelect.com



DATASHEET

**Table 42: Configuration Registers Overview** 

Address	Register	Description	Preserved in SLEEP State	Details on Page Number
0x00	IOCFG2	GDO2 output pin configuration	Yes	69
0x01	IOCFG1	GDO1 output pin configuration	Yes	69
0x02	IOCFG0	GDO0 output pin configuration	Yes	69
0x03	FIFOTHR	RX FIFO and TX FIFO thresholds	Yes	70
0x04	SYNC1	Sync word, high byte	Yes	71
0x05	SYNC0	Sync word, low byte	Yes	71
0x06	PKTLEN	Packet length	Yes	71
0x07	PKTCTRL1	Packet automation control	Yes	71
0x08	PKTCTRL0	Packet automation control	Yes	72
0x09	ADDR	Device address	Yes	72
0x0A	CHANNR	Channel number	Yes	72
0x0B	FSCTRL1	Frequency synthesizer control	Yes	73
0x0C	FSCTRL0	Frequency synthesizer control	Yes	73
0x0D	FREQ2	Frequency control word, high byte	Yes	73
0x0E	FREQ1	Frequency control word, middle byte	Yes	73
0x0F	FREQ0	Frequency control word, low byte	Yes	73
0x10	MDMCFG4	Modem configuration	Yes	74
0x11	MDMCFG3	Modem configuration	Yes	74
0x12	MDMCFG2	Modem configuration	Yes	75
0x13	MDMCFG1	Modem configuration	Yes	76
0x14	MDMCFG0	Modem configuration	Yes	76
0x15	DEVIATN	Modem deviation setting	Yes	77
0x16	MCSM2	Main Radio Control State Machine configuration	Yes	78
0x17	MCSM1	Main Radio Control State Machine configuration	Yes	79
0x18	MCSM0	Main Radio Control State Machine configuration	Yes	80
0x19	FOCCFG	Frequency Offset Compensation configuration	Yes	81
0x1A	BSCFG	Bit Synchronization configuration	Yes	82
0x1B	AGCTRL2	AGC control	Yes	83
0x1C	AGCTRL1	AGC control	Yes	84
0x1D	AGCTRL0	AGC control	Yes	85
0x1E	WOREVT1	High byte Event 0 timeout	Yes	85
0x1F	WOREVT0	Low byte Event 0 timeout	Yes	86
0x20	WORCTRL	Wake On Radio control	Yes	86
0x21	FREND1	Front end RX configuration	Yes	87
0x22	FREND0	Front end TX configuration	Yes	87
0x23	FSCAL3	Frequency synthesizer calibration	Yes	87
0x24	FSCAL2	Frequency synthesizer calibration	Yes	88
0x25	FSCAL1	Frequency synthesizer calibration	Yes	88
0x26	FSCAL0	Frequency synthesizer calibration	Yes	88
0x27	RCCTRL1	RC oscillator configuration	Yes	88
0x28	RCCTRL0	RC oscillator configuration	Yes	88
0x29	FSTEST	Frequency synthesizer calibration control	No	89
0x2A	PTEST	Production test	No	89
0x2B	AGCTEST	AGC test	No	89
0x2C	TEST2	Various test settings	No	89
0x2D	TEST1	Various test settings	No	89
0x2E	TEST0	Various test settings	No	90



DATASHEET

**Table 43: Status Registers Overview** 

Address	Register	Description	Details on page number
0x30 (0xF0)	PARTNUM	Part number for HC210C-TR	90
0x31 (0xF1)	VERSION	Current version number	90
0x32 (0xF2)	FREQEST	Frequency Offset Estimate	90
0x33 (0xF3)	LQI	Demodulator estimate for Link Quality	90
0x34 (0xF4)	RSSI	Received signal strength indication	90
0x35 (0xF5)	MARCSTATE	Control state machine state	91
0x36 (0xF6)	WORTIME1	High byte of WOR timer	91
0x37 (0xF7)	WORTIME0	Low byte of WOR timer	91
0x38 (0xF8)	PKTSTATUS	Current GDOx status and packet status	92
0x39 (0xF9)	VCO_VC_DAC	Current setting from PLL calibration module	92
0x3A (0xFA)	TXBYTES	Underflow and number of bytes in the TX FIFO	92
0x3B (0xFB)	RXBYTES	Overflow and number of bytes in the RX FIFO	92
0x3C (0xFC)	RCCTRL1_STATUS	Last RC oscillator calibration result	92
0x3D (0xFD)	RCCTRL0_STATUS	Last RC oscillator calibration result	93

Rev1.0 Page 67 Web: www.ljelect.com



DATASHEET

Table 44: SPI Address Space (see next page)

ui ess o		rite	Read								
	Single	Burst	Single	Bur							
	+0x00	+0x40	+0x80	+0x							
0x00			OCFG2								
0x01			OCFG1								
0x02 0x03			OCFG0 FOTHR								
0x03			SYNC1								
0x05			SYNC0								
0x06	PKTLEN										
0x07			TCTRL1								
0x08		PK	TCTRL0								
0x09			ADDR								
0x0A			HANNR								
0x0B			SCTRL1								
0x0C			SCTRL0								
0x0D 0x0E			REQ2 REQ1								
0x0F			REQ0		<u>a</u>						
0x10			MCFG4		gis						
0x10			MCFG3		SOC						
0x12			MCFG2		SS						
0x13		ME	MCFG1		R/W configuration registers, burst access possible						
0x14			MCFG0		t ac						
0x15			EVIATN		urs						
0x16			ICSM2		ئ						
0x17			MCSM1		ers						
0x18			MCSM0 OCCFG		gist						
0x19 0x1A			SSCFG		<u>ě</u>						
0x1B			CCTRL2		io						
0x1C			CCTRL1		ırat						
0x1D			CCTRL0		iĝi						
0x1E		W	OREVT1		out						
0x1F		W	OREVT0		> ≥						
0x20			ORCTRL		≨						
0x21			REND1								
0x22			REND0								
0x23 0x24			SCAL3 SCAL2								
0x24 0x25			SCAL1								
0x26			SCAL0								
0x27			CCTRL1								
0x28		R	CCTRL0								
0x29			STEST								
0x2A			PTEST								
0x2B			SCTEST								
0x2C 0x2D			TEST2								
0x2D 0x2E			TEST1 TEST0								
0x2E 0x2F			12010								
0x30	SRES		SRES	PARTNUM							
0x31	SFSTXON		SFSTXON	VERSION							
0x32	SXOFF		SXOFF	FREQEST	S S						
0x33	SCAL		SCAL	LQI	iste						
0x34	SRX		SRX	RSSI	eg.						
0x35	STX		STX	MARCSTATE WORTIME1	Strobes, Status registers and multi byte registers						
0x36 0x37	SIDLE		SIDLE	WORTIME1 WORTIME0	tati						
0x37 0x38	SWOR		SWOR	PKTSTATUS	,, E:,						
0x39	SPWD		SPWD	VCO_VC_DAC	pes						
0x3A	SFRX		SFRX	TXBYTES	tro						
0x3B	SFTX		SFTX	RXBYTES	d S ) a						
0x3C	SWORRST		SWORRST	RCCTRL1_STAT	ian.						
0x3D	SNOP	l	SNOP	RCCTRL0_STAT	m 3d c						
0x3E	PATABLE	PATABLE	PATABLE	PATABLE	Command S (read only)						
0x3F	TX FIFO	TX FIFO	RX FIFO	RX FIFO							



# DATASHEET

29.1 Configuration Register Details – Registers with preserved values in SLEEP state

# 0x00: IOCFG2 - GDO2 Output Pin Configuration

Bit	Field Name	Reset	R/W	Description
7			R0	Not used
6	GDO2_INV	0	R/W	Invert output, i.e. select active low (1) / high (0)
5:0	GDO2_CFG[5:0]	41 (0x29)	R/W	Default is CHP_RDYn (See Table 41 on page 60).

# 0x01: IOCFG1 - GDO1 Output Pin Configuration

Bit	Field Name	Reset	R/W	Description
7	GDO_DS	0	R/W	Set high (1) or low (0) output drive strength on the GDO pins.
6	GDO1_INV	0	R/W	Invert output, i.e. select active low (1) / high (0)
5:0	GDO1_CFG[5:0]	46 (0x2E)	R/W	Default is 3-state (See Table 41 on page 60).

# 0x02: IOCFG0 - GDO0 Output Pin Configuration

Bit	Field Name	Reset	R/W	Description
7	TEMP_SENSOR_ENABLE	0	R/W	Enable analog temperature sensor. Write 0 in all other register bits when using temperature sensor.
6	GDO0_INV	0	R/W	Invert output, i.e. select active low (1) / high (0)
5:0	GDO0_CFG[5:0]	63 (0x3F)	R/W	Default is CLK_XOSC/192 (See Table 41 on page 60). It is recommended to disable the clock output in initialization, in order to optimize RF performance.

Rev1.0 Page 69 Web: www.ljelect.com



# DATASHEET

# 0x03: FIFOTHR - RX FIFO and TX FIFO Thresholds

Bit	Field Name	Reset	R/W	Description					
7		0	R/W	Reserved , write 0 for compatibility with possible future extensions					
6	ADC_RETENTION	0	R/W	0: TEST1 = 0x31 and TEST2= 0x88 when waking up from SLEEP 1: TEST1 = 0x35 and TEST2 = 0x81 when waking up from SLEEP Note that the changes in the TEST registers due to the ADC_RETENTION bit setting are only seen INTERNALLY in the analog part. The values read from the TEST registers when waking up from SLEEP mode will always be the reset value.  The ADC_RETENTION bit should be set to 1before going into SLEEP mode if settings with an RX filter bandwidth below 325 kHz are wanted at time of wake-up.					
5:4	CLOSE_IN_RX [1:0]	0 (00)	R/W	Setting 0 (00) 1 (01) 2 (10) 3 (11)	For more details, p RX Attenuation, Typi OdB 6dB 12dB 18dB	cal Values			
							number of bytes in the	nd RX FIFO. The thresh FIFO is equal to or hig old value.	
					Setting	Bytes in TX FIFO	Bytes in RX FIFO		
3:0	FIFO_THR[3:0]	7 (0111)	R/W	0 (0000) 1 (0001) 2 (0010) 3 (0011) 4 (0100) 5 (0101) 6 (0110) 7 (0111) 8 (1000) 9 (1001) 10 (1010) 11 (1011) 12 (1100) 13 (1101) 14 (1110) 15 (1111)	61 57 53 49 45 41 37 33 29 25 21 17 13 9 5	4 8 12 16 20 24 28 32 36 40 44 48 52 56 60 64			

Rev1.0 Page 70 Web: www.ljelect.com



# DATASHEET

# 0x04: SYNC1 - Sync Word, High Byte

Bit	Field Name	Reset	R/W	Description
7:0	SYNC[15:8]	211 (0xD3)	R/W	8 MSB of 16-bit sync word

# 0x05: SYNC0 - Sync Word, Low Byte

Bit	Field Name	Reset	R/W	Description
7:0	SYNC[7:0]	145 (0x91)	R/W	8 LSB of 16-bit sync word

# 0x06: PKTLEN - Packet Length

Bit	Field Name	Reset	R/W	Description
7:0	PACKET_LENGTH	255 (0xFF)	R/W	Indicates the packet length when fixed packet length mode is enabled. If variable packet length mode is used, this value indicates the maximum packet length allowed. This value must be different from 0.

# 0x07: PKTCTRL1 - Packet Automation Control

Bit	Field Name	Reset	R/W		Description	
7:5	PQT[2:0]	0 (0x00)	R/W	Preamble quality estimator threshold. The preamble quality estimator increases an internal counter by one each time a bit is received that is different from the previous bit, and decreases the counter by 8 each time a bit is received that is the same as the last bit.  A threshold of 4-PQT for this counter is used to gate sync word detection.  When PQT=0 a sync word is always accepted.		
4		0	R0		Not Used.	
3	CRC_AUTOFLUSH	0	R/W		omatic flush of RX FIFO when CRC is not OK. This requires that cket is in the RXIFIFO and that packet length is limited to the RX FIFO size.	
2	APPEND_STATUS	1	R/W	When enabled, two status bytes will be appended to the payload of the packet. The status bytes contain RSSI and LQI values, as well as CRC OK.		
				Controls address check configuration of received packages.		
				Setting	Address check configuration	
1:0	ADR_CHK[1:0]	0 (00) F	R/W	0 (00) 1 (01) 2 (10) 3 (11)	No address check Address check, no broadcast Address check and 0 (0x00) broadcast Address check and 0 (0x00) and 255 (0xFF) broadcast	

Rev1.0 Page 71 Web: www.ljelect.com



# **DATASHEET**

# 0x08: PKTCTRL0 - Packet Automation Control

Bit	Field Name	Reset	R/W		Description	
7			R0	Not used		
6	WHITE_DATA	1	R/W	Turn data whitening on / off 0: Whitening off 1: Whitening on		
					Format of RX and TX data	
				Setti	Packet format	
				Syn	Normal mode, use FIFOs for RX and TX chronous serial mode, Data in on GDO0 and	
5:4	PKT_FORMAT[1:0]	0 (00)	R/W	1 (01)	data out on either of the GDOx pins	
				2 (10) W	dom TX mode; sends random data using PN9 generator. Used for test. orks as normal mode, setting 0 (00), in RX chronous serial mode, Data in on GDO0 and	
				3 (11)	data out on either of the GDOx pins	
3		0	R0		Not used	
2	CRC_EN	1	R/W	1: CRC c	alculation in TX and CRC check in RX enabled 0: CRC disabled for TX and RX	
				Configure the packet length		
				Setting	Packet length configuration	
				0 (00)		
1:0	LENGTH_CONFIG[1:0]	1 (01)	R/W	1 (01) Va	d packet length mode. Length configured in PKTLEN register riable packet length mode. Packet length infigured by the first byte after sync word	
					Infinite packet length mode Reserved	

# 0x09: ADDR - Device Address

Bit	Field Name	Reset	R/W	Description
7:0	DEVICE_ADDR[7:0]	0 (0x00)	R/W	Address used for packet filtration. Optional broadcast addresses are 0 (0x00) and 255 (0xFF).

# 0x0A: CHANNR - Channel Number

Bit	Field Name	Reset	R/W	Description
7:0	CHAN[7:0]	0 (0x00)	R/W	The 8-bit unsigned channel number, which is multiplied by the channel spacing setting and added to the base frequency.

Rev1.0 Page 72 Web: www.ljelect.com



# **DATASHEET**

# 0x0B: FSCTRL1 - Frequency Synthesizer Control

Bit	Field Name	Reset	R/W	Description
7:6			R0	Not used
5		0	R/W	Reserved
4:0	FREQ_IF[4:0]	15 (0x0F)	R/W	The desired IF frequency to employ in RX. Subtracted from FS base frequency in RX and controls the digital complex mixer in the demodulator. $f_{_{IF}} = \frac{f_{_{XOSC}}}{2^{10}} \cdot FREQ\_IF$ The default value gives an IF frequency of 381kHz, assuming a 26.0 MHz crystal.

# 0x0C: FSCTRL0 - Frequency Synthesizer Control

Bit	Field Name	Reset	R/W	Description
7:0	FREQOFF[7:0]	0 (0x00)	R/W	Frequency offset added to the base frequency before being used by the frequency synthesizer. (2s-complement). Resolution is $F_{XTAL}$ /2 <sup>14</sup> (1.59kHz-1.65kHz); range is ±202 kHz to ±210 kHz, dependent of XTAL frequency.

# 0x0D: FREQ2 - Frequency Control Word, High Byte

Bit	Field Name	Reset	R/W	Description
7:6	FREQ[23:22]	0 (00)	R	FREQ[23:22] is always 0 (the FREQ2 register is less than 36 with 26-27 MHz crystal)
5:0	FREQ[21:16]	30 (0x1E)	R/W	FREQ[23:0] is the base frequency for the frequency synthesiser in increments of $f_{carrier} = \frac{f_{xosc}}{2^{16}} \cdot FREQ[23:0]$

# 0x0E: FREQ1 - Frequency Control Word, Middle Byte

Bit	Field Name	Reset	R/W	Description
7:0	FREQ[15:8]	196 (0xC4)	R/W	Ref. FREQ2 register

# 0x0F: FREQ0 - Frequency Control Word, Low Byte

Bit	Field Name	Reset	R/W	Description
7:0	FREQ[7:0]	236 (0xEC)	R/W	Ref. FREQ2 register

Rev1.0 Page 73 Web: www.ljelect.com



# DATASHEET

# 0x10: MDMCFG4 - Modem Configuration

Bit	Field Name	Reset	R/W	Description
7:6	CHANBW_E[1:0]	2 (0x02)	R/W	
5:4	CHANBW_M[1:0]	0 (0x00)	R/W	Sets the decimation ratio for the delta-sigma ADC input stream and thus the channel bandwidth. $BW_{channel} \ = \frac{f_{XOSC}}{8\cdot(4+CHANBW\_M)\cdot 2^{CHANBW\_E}}$ The default values give 203 kHz channel filter bandwidth, assuming a 26.0 MHz crystal.
3:0	DRATE_E[3:0]	12 (0x0C)	R/W	The exponent of the user specified symbol rate

# 0x11: MDMCFG3 - Modem Configuration

Bit	Field Name	Reset	R/W	Description
7:0	DRATE_M[7:0]	34 (0x22)	R/W	The mantissa of the user specified symbol rate. The symbol rate is configured using an unsigned, floating-point number with 9-bit mantissa and 4-bit exponent. The 9 <sup>th</sup> bit is a hidden '1'. The resulting data rate is: $R_{DATA} = \frac{(256 + DRATE\_M) \cdot 2^{DRATE\_E}}{2^{28}} \cdot f_{XOSC}$ The default values give a data rate of 115.051 kBaud (closest setting to 115.2 kBaud), assuming a 26.0 MHz crystal.

Rev1.0 Page 74 Web: www.ljelect.com



# DATASHEET

# 0x12: MDMCFG2 - Modem Configuration

Bit	Field Name	Reset	R/W	Description
7	DEM_DCFILT_OFF	0	R/W	Disable digital DC blocking filter before demodulator. 0 = Enable (better sensitivity)  1 = Disable (current optimized). Only for data rates  ≤ 250 kBaud  The recommended IF frequency changes when the DC blocking is disabled.  Please use SmartRF□ □ Studit8] to calculate correct register setting.
6:4	MOD_FORMAT[2:0]	0 (000)	R/W	The modulation format of the radio signal    Setting
3	MANCHESTER_EN	0	R/W	Enables Manchester encoding/decoding. 0 = Disable 1 = Enable
2:0	SYNC_MODE[2:0]	2 (010)	R/W	Combined sync-word qualifier mode.  The values 0 (000) and 4 (100) disables preamble and sync word transmission in TX and preamble and sync word detection in RX.  The values 1 (001), 2 (010), 5 (101) and 6 (110) enables 16-bit sync word transmission in TX and 16-bits sync word detection in RX. Only 15 of 16 bits need to match in RX when using setting 1 (001) or 5 (101). The values 3 (011) and 7 (111) enables repeated sync word transmission in TX and 32-bits sync word detection in RX (only 30 of 32 bits need to match).  Setting  Sync-word qualifier mode  0 (000) 1 (001) 2 (010) 3 (011) 4 (100) No preamble/sync 15/16 sync word bits detected 16/16 sync word bits detected No preamble/sync, carrier-sense above threshold 15/16 + carrier-sense above threshold 16/16 + carrier-sense above threshold 16/16 + carrier-sense above threshold 30/32 + carrier-sense above threshold

Rev1.0 Page 75 Web: www.ljelect.com



# DATASHEET

#### 0x13: MDMCFG1- Modem Configuration

Bit	Field Name	Reset	R/W	Description		
7	FEC_EN	0	R/W	Enable Forward Error Correction (FEC) with interpayload 0 = Disable 1 = Enable (Only supported for fixed packet le PKTCTRL0.LENGTH_CONFIG=	ngth mode, i.e.	
				Sets the minimum number of preamble bytes to	be transmitted	
		2 (010)	R/W	Setting Number of preamble bytes		
				0 (000) 2		
				1 (001) 3		
6:4	NUM_PREAMBLE[2:0]			2 (010) 4		
0.1	NOW_I NEAMBEE[2.0]			3 (011) 6		
				4 (100) 8		
				5 (101) 12		
				6 (110) 16		
				7 (111) 24		
3:2			R0	Not used		
1:0	CHANSPC_E[1:0]	2 (10)	R/W	2 bit exponent of channel spacing		

#### 0x14: MDMCFG0- Modem Configuration

Bit	Field Name	Reset	R/W	Description
7:0	CHANSPC_M[7:0]	248 (0xF8)	R/W	8-bit mantissa of channel spacing. The channel spacing is multiplied by the channel number CHAN and added to the base frequency. It is unsigned and has the format: $\Delta f_{CHANSPC} = \frac{f_{XOSC}}{2^{18}} \cdot (256 + CHANSPC\_M) \cdot 2^{CHANSPC\_E}$ The default values give 199.951 kHz channel spacing (the

Rev1.0 Page 76 Web: www.ljelect.com



# DATASHEET

#### 0x15: DEVIATN - Modem Deviation Setting

Bit	Field Name	Reset	R/W		Description	
7			R0		Not used.	
6:4	DEVIATION_E[2:0]	4 (100)	R/W		Deviation exponent.	
3			R0		Not used.	
					TX	
2:0	2:0 DEVIATION_M[2:0] 7 (111)	R/W	2-FSK/ GFSK/ 4- FSK MSK	Specifies the nominal frequency deviation from the carrier for a '0' (-DEVIATN) and '1' (+DEVIATN) in a mantissa-exponent format, interpreted as a 4-bit value with MSB implicit 1. The resulting frequency deviation is given by: $f_{dev} = \frac{f_{XOSC}}{2^{17}} \cdot (8 + DEVIATION\_M) \\ \cdot 2^{DEVIATION\_E}$ The default values give $\pm 47.607$ kHz deviation assuming 26.0 Specifies the fraction of symbol period (1/8-8/8) during which a phase change occurs ('0': +90deg, '1':-90deg). Refer to the SmartRF $\Box$ Studio oftware [8] for correct DEVIATN setting when using MSK.		
				ASK/OOK	This setting has no effect.	
				RX		
				2-FSK/ GFSK/ 4-FSK	Specifies the expected frequency deviation of incoming signal, must be approximately right for demodulation to be performed reliably and robustly.	
				MSK/ ASK/OOK	This setting has no effect.	

Rev1.0 Page 77 Web: www.ljelect.com



#### **DATASHEET**

#### 0x16: MCSM2 - Main Radio Control State Machine Configuration

Bit	Field Name	Reset	R/W	Description
7:5			R0	Not used
4	RX_TIME_RSSI	0	R/W	Direct RX termination based on RSSI measurement (carrier sense). For ASK/OOK modulation, RX times out if there is no carrier sense in the first 8 symbol periods.
3	RX_TIME_QUAL	0	R/W	When the RX_TIME timer expires, the chip checks if sync word is found when RX_TIME_QUAL=0, or either sync word is found or PQI is set when RX_TIME_QUAL=1.
	RX_TIME[2:0]	7 (111)	R/W	Timeout for sync word search in RX for both WOR mode and normal RX operation. The timeout is relative to the programmed EVENT0 timeout.

The RX timeout in  $\mu$ s is given by EVENT0·C(RX\_TIME, WOR\_RES) ·26/X, where C is given by the table below and X is the crystal oscillator frequency in MHz:

Setting	WOR_RES = 0	WOR_RES = 1	WOR_RES = 2	WOR_RES = 3				
0 (000)	3.6058	18.0288	32.4519	46.8750				
1 (001)	1.8029	9.0144	16.2260	23.4375				
2 (010)	0.9014	4.5072	8.1130	11.7188				
3 (011)	0.4507	2.2536	4.0565	5.8594				
4 (100)	0.2254	1.1268	2.0282	2.9297				
5 (101)	0.1127	0.5634	1.0141	1.4648				
6 (110)	0.0563	0.2817	0.5071	0.7324				
7 (111)	Until end of packet							

2:0

As an example, EVENT0=34666, WOR\_RES=0 and RX\_TIME=6 corresponds to 1.96 ms RX timeout, 1 s polling interval and 0.195% duty cycle. Note that WOR\_RES should be 0 or 1 when using WOR because using WOR\_RES > 1 will give a very low duty cycle. In applications where WOR is not used all settings of WOR\_RES can be used.

The duty cycle using WOR is approximated by:

Setting	WOR_RES=0	WOR_RES=1				
0 (000)	12.50%	1.95%				
1 (001)	6.250%	9765ppm				
2 (010)	3.125%	4883ppm				
3 (011)	1.563%	2441ppm				
4 (100)	0.781%	NA				
5 (101)	0.391%	NA				
6 (110)	0.195%	NA				
7 (111)	NA					

Rev1.0 Page 78 Web: www.ljelect.com



# DATASHEET

#### 0x17: MCSM1- Main Radio Control State Machine Configuration

Bit	Field Name	Reset	R/W	Description			
7:6			R0	Not used			
				Selects CCA_MODE; Reflected in CCA signal			
				Setting Clear channel indication			
5:4	CCA_MODE[1:0]	3 (11)	R/W	0 (00) 1 (01) 2 (10) 3 (11)  Always If RSSI below threshold Unless currently receiving a packet If RSSI below threshold unless currently receiving a packet			
				Select what should happen when a packet has been	received		
		0 (00)	R/W	Setting Next state after finishing packet reception			
				0 (00) IDLE			
3:2	RXOFF_MODE[1:0]			1 (01) FSTXON			
3.2	RAOFF_MODE[1.0]			2 (10) TX			
				3 (11) Stay in RX			
				It is not possible to set RXOFF_MODE to be TX or FSTXON	I and at the same		
				Select what should happen when a packet has been	sent (TX)		
				Setting Next state after finishing packet transmission			
1:0	TXOFF_MODE[1:0]	0 (00)	R/W	0 (00) 1 (01) 2 (10) 3 (11) Stay in TX (start sending preamble) RX			

Rev1.0 Page 79 Web: www.ljelect.com



# DATASHEET

#### 0x18: MCSM0- Main Radio Control State Machine Configuration

Bit	Field Name	Reset	R/W	Description			
7:6			R0	Not used			
5:4	FS_AUTOCAL[1:0]	0 (00)	R/W	Automatically calibrate when going to RX or TX, or back to IDLE  Setting When to perform automatic calibration  0 (00) Never (manually calibrate using SCAL strobe)  1 (01) When going from IDLE to RX or TX (or FSTXON)  2 (10) When going from RX or TX back to IDLE automatically  Every 4th time when going from RX or TX to IDLE automatically  In some automatic wake-on-radio (WOR) applications, using setting 3 (11) can significantly reduce current consumption.			
3:2	PO_TIMEOUT	1 (01)	R/W	can significantly reduce current consumption.  Programs the number of times the six-bit ripple counter must expire after XOSC has stabilized before CHP_RDYn goes low.  If XOSC is on (stable) during power-down, PO_TIMEOUT should be set so that the regulated digital supply voltage has time to stabilize before CHP_RDYn goes low (PO_TIMEOUT=2 recommended). Typical start-up time for the voltage regulator is 50 µs.  If XOSC is off during power-down and the regulated digital supply voltage has sufficient time to stabilize while waiting for the crystal to be stable, PO_TIMEOUT can be set to 0. For robust operation it is recommended to use PO_TIMEOUT=2.			
1	PIN_CTRL_EN	0	R/W	Enables the pin radio control option			
0	XOSC_FORCE_ON	0	R/W	Force the XOSC to stay on in the SLEEP state.			

Rev1.0 Page 80 Web: www.ljelect.com



# DATASHEET

#### 0x19: FOCCFG – Frequency Offset Compensation Configuration

Bit	Field Name	Reset	R/W	Description			
7:6			R0	Not used			
5	FOC_BS_CS_GATE	1	R/W	If set, the demodulator freezes the frequency offset compensation and clock recovery feedback loops until the CS signal goes high.			
				The frequency compensation loop gain to be used before a sync word is detected.			
				Setting Freq. compensation loop gain before sync word			
4:3	FOC_PRE_K[1:0]	2 (10)	R/W	0 (00) 1 (01) 2 (10) 3 (11) K 2K 3K 4K			
			The frequency compensation loop gain to be used after a sync word is detected.				
2	FOC POST K	1	R/W	Setting Freq. compensation loop gain after sync word			
2	F0C_F051_K			0 Same as FOC_PRE_K 1 K/2			
				The saturation point for the frequency offset compensation algorithm:			
				Setting Saturation point (max compensated offset)			
				0 (00) ±0 (no frequency offset compensation)			
4.0	500 LIMITA 01	0 (40)	D 44/	1 (01) ±BWCHAN/8			
1:0	FOC_LIMIT[1:0]	2 (10)	R/W	2 (10) ±BWCHAN/4			
				3 (11) ±BWCHAN/2			
				Frequency offset compensation is not supported for ASK/OOK; Always use FOC_LIMIT=0 with these modulation formats.			

Rev1.0 Page 81 Web: www.ljelect.com



# DATASHEET

#### 0x1A: BSCFG - Bit Synchronization Configuration

Bit	Field Name	Reset	R/W	Description														
				The clock r	ecovery feedback loop integral gain to be used before a syr detected (used to correct offsets in data rate):	nc word is												
				Setting	Clock recovery loop integral gain before sync word													
7:6	7:6 BS_PRE_KI[1:0] 1 (01)	1 (01)	R/W	0 (00) 1 (01) 2 (10) 3 (11)	KI 2KI 3KI 4KI													
				The clock re	covery feedback loop proportional gain to be used before a is detected.	sync word												
				Setting	Clock recovery loop proportional gain before sync word													
5:4	BS_PRE_KP[1:0] 2 (10)	R/W	0 (00) 1 (01) 2 (10) 3 (11)	KP 2KP 3KP 4KP														
				The clock	recovery feedback loop integral gain to be used after a synd detected.	c word is												
3	BS_POST_KI	1 R/W	1	1	1	1	1	1	R/W	R/W	R/W	R/W	1 R/W	1 R/W	R/W	Setting	Clock recovery loop integral gain after sync word	
					0	Same as BS_PRE_KI KI /2												
				The clock re	covery feedback loop proportional gain to be used after a sy detected.	nc word is												
2	BS_POST_KP	1	R/W	Setting	Clock recovery loop proportional gain after sync word													
				0	Same as BS_PRE_KP KP													
				The	saturation point for the data rate offset compensation algorit	hm:												
				Setting	Data rate offset saturation (max data rate difference)													
1:0	BS_LIMIT[1:0]	0 (00)	0 (00)	0 (00)	0 (00)	0 (00)	0 (00)	00) R/W	R/W	R/W	0 (00) 1 (01) 2 (10) 3 (11)	±0 (No data rate offset compensation performed) ±3.125 % data rate offset ±6.25 % data rate offset ±12.5 % data rate offset						

Rev1.0 Page 82 Web: www.ljelect.com



# DATASHEET

#### 0x1B: AGCCTRL2 - AGC Control

Bit	Field Name	Reset	R/W	Description	
				Reduces the maximum allowable DVGA gain.	
				Setting Allowable DVGA settings	
7:6 MAX_DVGA_GAIN[1:0]	0 (00)	R/W	0 (00) 1 (01) 2 (10) 3 (11) All gain settings can be used The highest gain setting can not be used The 2 highest gain settings can not be used The 3 highest gain settings can not be used		
				Sets the maximum allowable LNA + LNA 2 gain relative to the maximum possible gain.	m
				Setting Maximum allowable LNA + LNA 2 gain	
5:3	MAX_LNA_GAIN[2:0] 0 (000)	R/W	0 (000) 1 (001) 2 (010) 3 (011) 4 (100) 5 (101) 6 (110) 7 (111)  Maximum possible LNA + LNA 2 gain Approx. 2.6 dB below maximum possible gain Approx. 6.1 dB below maximum possible gain Approx. 7.4 dB below maximum possible gain Approx. 9.2 dB below maximum possible gain Approx. 11.5 dB below maximum possible gain Approx. 14.6 dB below maximum possible gain Approx. 17.1 dB below maximum possible gain		
				These bits set the target value for the averaged amplitude from the digit channel filter (1 LSB = 0 dB).	ital
				Setting Target amplitude from channel filter	
2:0	MAGN_TARGET[2:0]	3 (011)	R/W	0 (000) 24 dB 1 (001) 27 dB 2 (010) 30 dB 3 (011) 33 dB 4 (100) 36 dB 5 (101) 38 dB 6 (110) 40 dB 7 (111) 42 dB	

Rev1.0 Page 83 Web: www.ljelect.com



# DATASHEET

#### 0x1C: AGCCTRL1 - AGC Control

Bit	Field Name	Reset	R/W	Description				
7			R0	Not used				
6	AGC_LNA_PRIORITY	1	R/W	Selects between two different strategies for LNA and LNA 2 gain adjustment. When 1, the LNA gain is decreased first. When 0, the LNA 2 gain is decreased to minimum before decreasing LNA gain.				
				Sets the relative change threshold for asserting carrier sense				
	CARRIER OF NOT RELIT			Setting Carrier sense relative threshold				
5:4	5:4 CARRIER_SENSE_REL_T HR[1:0]	0 (00)	R/W	0 (00) 1 (01) 2 (10) 3 (11) Relative carrier sense threshold disabled 6 dB increase in RSSI value 10 dB increase in RSSI value 14 dB increase in RSSI value				
		O (0000)		Sets the absolute RSSI threshold for asserting carrier sense. The 2-complement signed threshold is programmed in steps of 1 dB and is relative to the MAGN_TARGET setting.				
			R/W	Carrier sense absolute threshold  Setting (Equal to channel filter amplitude when AGC has not decreased gain)				
3:0	CARRIER_SENSE_ABS_T HR[3:0]			-8 (1000) -7 (1001) -7 (1001) -7 (1001) -7 (1011) -7 (1111) -1 (11				

Rev1.0 Page 84 Web: www.ljelect.com



# DATASHEET

#### 0x1D: AGCCTRL0 - AGC Control

Bit	Field Name	Reset	R/W		Desc	ription		
						he magnitude deviation (internal ermine gain changes).		
				Setting	Γ	Description		
7:6	HYST_LEVEL[1:0] 2 (10)	R/W	0 (00) 1 (01) 2 (10) 3 (11)	gain Low hysteresis, sn medium gain Medium hysteresis zone, medium gain	Il symmetric dead zone, high nall asymmetric dead zone, , medium asymmetric dead arge asymmetric dead zone,			
					ade until the AGC a	r samples from a gain adjustment lgorithm starts accumulating new aples.		
				Setting	Chan	nel filter samples		
5:4	WAIT_TIME[1:0]	1 (01)	R/W	0 (00) 1 (01) 2 (10) 3 (11)		8 16 24 32		
		0 (00)	R/W	Co	ontrol when the AGC	gain should be frozen.		
				Setting		Function		
				0 (00)	Normal operation required.	n. Always adjust gain when		
3:2	AGC_FREEZE[1:0]			1 (01)		is frozen when a sync word		
								2 (10)
				3 (11)	overriding the gair			
			R/W		from the ch Sets the OOK/ASK	veraging length for the amplitude nannel filter. decision boundary for OOK/ASK ption.		
1:0	FILTER_LENGTH[1: 0]	1 (01)		Setting	Channel filter samples	OOK/ASK decision boundary		
				0 (00) 1 (01) 2 (10) 3 (11)	8 16 32 64	4 dB 8 dB 12 dB 16 dB		

#### 0x1E: WOREVT1 - High Byte Event0 Timeout

Bit	Field Name	Reset	R/W	Description
7:0	EVENT0[15:8]	135 (0x87)	R/W	High byte of EVENTO timeout register $t_{EventO} = \frac{750}{f_{XOSC}} \cdot EVENTO \cdot 2^{5-WOR\_RES}$

Rev1.0 Page 85 Web: www.ljelect.com



## DATASHEET

#### 0x1F: WOREVT0 -Low Byte Event0 Timeout

ı	Bit	Field Name	Reset	R/W	Description
7	7:0	EVENT0[7:0]	107 (0x6B)	R/W	Low byte of EVENT0 timeout register. The default EVENT0 value gives 1.0s timeout, assuming a 26.0 MHz
					crystal.

#### 0x20: WORCTRL - Wake On Radio Control

Bit	Field Name	Reset	R/W		Description		
7	RC_PD	1	R/W	Power down	Power down signal to RC oscillator. When written to 0, automatic inicalibration will be performed		
				oscillator clo depending cloo	tting from register block. Decoded took frequency equals FXOSC/750, on crystal frequency. The table belock periods after Event 0 before Eve	which is 34.7 – 36 kHz, ow lists the number of	
				Setting	tEvent1		
6:4	EVENT1[2:0]	7 (111)	R/W	0 (000) 1 (001) 2 (010) 3 (011) 4 (100) 5 (101) 6 (110) 7 (111)	4 (0.111 – 0.115 ms) 6 (0.167 – 0.173 ms) 8 (0.222 – 0.230 ms) 12 (0.333 – 0.346 ms) 16 (0.444 – 0.462 ms) 24 (0.667 – 0.692 ms) 32 (0.889 – 0.923 ms) 48 (1.333 – 1.385 ms)		
3	RC_CAL	1	R/W	Enab	oles (1) or disables (0) the RC oscil	lator calibration.	
2			R0		Not used		
					he Event 0 resolution as well as ma dule and maximum timeout under r		
				Setting	Resolution (1 LSB)	Max timeout	
				0 (00)	1 period (28 – 29 μs)	1.8 – 1.9 seconds	
1:0	WOR_RES	0 (00)	R/W	1 (01)	25 periods (0.89 – 0.92 ms)	58 – 61 seconds	
				2 (10)	2 <sub>10</sub> periods (28 – 30 ms)	31 – 32 minutes	
				3 (11)	2 <sub>15</sub> periods (0.91 – 0.94 s)	16.5 – 17.2 hours	
				1 will give a ve	OR_RES should be 0 or 1 when using Very low duty cycle. Operation all settings of WOR RES can be	_	

Rev1.0 Page 86 Web: www.ljelect.com



# DATASHEET

#### 0x21: FREND1 - Front End RX Configuration

Bit	Field Name	Reset	R/W	Description
7:6	LNA_CURRENT[1:0]	1 (01)	R/W	Adjusts front-end LNA PTAT current output
5:4	LNA2MIX_CURRENT[1:0]	1 (01)	R/W	Adjusts front-end PTAT outputs
3:2	LODIV_BUF_CURRENT_RX[1:	1 (01)	R/W	Adjusts current in RX LO buffer (LO input to mixer)
1:0	MIX_CURRENT[1:0]	2 (10)	R/W	Adjusts current in mixer

#### 0x22: FREND0 – Front End TX Configuration

Bit	Field Name	Reset	R/W	Description
7:6			R0	Not used
5:4	LODIV_BUF_CURRENT_TX[1: 0]	1 (0x01)	R/W	Adjusts current TX LO buffer (input to PA). The value to use in this field is given by the SmartRF \( \Boxed{} \Boxed{} \Boxed{\text{ Studio softwar}} \)
3			R0	Not used
2:0	PA_POWER[2:0]	0 (0x00)	R/W	Selects PA power setting. This value is an index to the PATABLE, which can be programmed with up to 8 different PA settings. In OOK/ASK mode, this selects the PATABLE index to use when transmitting a '1'. PATABLE index zero is used in OOK/ASK when transmitting a '0'. The PATABLE settings from index '0' to the PA_POWER value are used for ASK TX shaping, and for power ramp-up/ramp-down at the start/end of transmission in all TX modulation formats.

#### 0x23: FSCAL3 – Frequency Synthesizer Calibration

Bit	Field Name	Reset	R/W	Description
7:6	FSCAL3[7:6]	2 (0x02)	R/W	Frequency synthesizer calibration configuration. The value to write in this field before calibration is given by the SmartRF
5:4	CHP_CURR_CAL_EN[1:0]	2 (0x02)	R/W	Disable charge pump calibration stage when 0.
3:0	FSCAL3[3:0]	9 (1001)	R/W	Frequency synthesizer calibration result register. Digital bit vector defining the charge pump output current, on an exponential scale: I_OUT = I0·2FSCAL3[3:0]/4 Fast frequency hopping without calibration for each hop can be done by calibrating upfront for each frequency and saving the resulting FSCAL3, FSCAL2 and FSCAL1 register values. Between each frequency hop,

Rev1.0 Page 87 Web: www.ljelect.com



## **DATASHEET**

#### 0x24: FSCAL2 - Frequency Synthesizer Calibration

Bit	Field Name	Reset	R/W	Description
7:6			R0	Not used
5	VCO_CORE_H_ EN	0	R/W	Choose high (1) / low (0) VCO
4:0	FSCAL2[4:0]	10 (0x0A)	R/W	Frequency synthesizer calibration result register. VCO current calibration result and override value.  Fast frequency hopping without calibration for each hop can be done by calibrating upfront for each frequency and saving the resulting FSCAL3, FSCAL2 and FSCAL1 register values. Between each frequency hop, calibration can be replaced by writing the FSCAL3, FSCAL2 and FSCAL1 register values corresponding to

#### 0x25: FSCAL1 - Frequency Synthesizer Calibration

Bit	Field Name	Reset	R/W	Description
7:6			R0	Not used
5:0	FSCAL1[5:0]	32 (0x20)	R/W	Frequency synthesizer calibration result register. Capacitor array setting for VCO coarse tuning.  Fast frequency hopping without calibration for each hop can be done by calibrating upfront for each frequency and saving the resulting FSCAL3, FSCAL2 and FSCAL1 register values. Between each frequency hop, calibration can be replaced by writing the FSCAL3, FSCAL2 and FSCAL1 register values corresponding to

#### 0x26: FSCAL0 - Frequency Synthesizer Calibration

Bit	Field Name	Reset	R/W	Description
7			R0	Not used
6:0	FSCAL0[6:0]	13 (0x0D)	R/W	Frequency synthesizer calibration control. The value to use in this register is given by the SmartRF \( \Boxed{\pi} \\ \Boxed{\pi} \) Studio softwar\( \mathbf{k} \).

#### 0x27: RCCTRL1 - RC Oscillator Configuration

Bit	Field Name	Reset	R/W	Description
7		0	R0	Not used
6:0	RCCTRL1[6:0]	65 (0x41)	R/W	RC oscillator configuration.

#### 0x28: RCCTRL0 - RC Oscillator Configuration

Bi	Field Name	Reset	R/W	Description
7		0	R0	Not used
6:0	RCCTRL0[6:0]	0 (0x00)	R/W	RC oscillator configuration.

Rev1.0 Page 88 Web: www.ljelect.com



## DATASHEET

# 29.2 Configuration Register Details – Registers that Loose Programming in SLEEP State 0x29: FSTEST – Frequency Synthesizer Calibration Control

Bit	Field Name Reset		R/W	Description
7:0	FSTEST[7:0]	89 (0x59)	R/W	For test only. Do not write to this register.

#### 0x2A: PTEST - Production Test

Bit	Field Name	Reset	R/W	Description	
7:0	PTEST[7:0]	127 (0x7F)	R/W	Writing 0xBF to this register makes the on-chip temperature sensor available in the IDLE state. The default 0x7F value should then be written back before leaving the IDLE state. Other use of this register is for test only.	

#### 0x2B: AGCTEST - AGC Test

Bit	it Field Name Reset R/W		R/W	Description	
7:0	AGCTEST[7:0]	63 (0x3F)	R/W	W For test only. Do not write to this register.	

#### 0x2C: TEST2 - Various Test Settings

Bit	Field Name	Reset	R/W	Description
7:0	TEST2[7:0]	136 (0x88)	R/W	The value to use in this register is given by the SmartRF□ □ Studio software [8]. This register will be forced to 0x88 or 0x81 when it wakes up from SLEEP mode, depending on the configuration of FIFOTHR. ADC_RETENTION.  Note that the value read from this register when waking up from SLEEP always is the reset value (0x88) regardless of the ADC_RETENTION setting. The inverting of some of the bits due to the ADC_RETENTION setting is only seen INTERNALLY in the analog part.

#### 0x2D: TEST1 – Various Test Settings

Bit	Field Name	Reset	R/W	Description
7:0	TEST1[7:0]	49 (0x31)	R/W	The value to use in this register is given by the SmartRF   Studio software [8]. This register will be forced to 0x31 or 0x35 when it wakes up from SLEEP mode, depending on the configuration of FIFOTHR. ADC_RETENTION.  Note that the value read from this register when waking up from SLEEP always is the reset value (0x31) regardless of the ADC_RETENTION setting. The inverting of some of the bits due to the ADC_RETENTION setting is only seen INTERNALLY in the analog part.

Rev1.0 Page 89 Web: www.ljelect.com



#### **DATASHEET**

#### 0x2E: TEST0 - Various Test Settings

Bit	Field Name	Reset	R/W	Description
7:2	TEST0[7:2]	2 (0x02)	R/W	The value to use in this register is given by the SmartRF® Studio software [8].
1	VCO_SEL_CAL_E N	1	R/W	Enable VCO selection calibration stage when 1
0	TEST0[0]	1	R/W	The value to use in this register is given by the SmartRF® Studio software [8].

#### 29.3 Status Register Details

#### 0x30 (0xF0): PARTNUM - Chip ID

Bit	Field Name	Reset	R/W	Description	
7:0	PARTNUM[7:0]	0 (0x00)	R	Chip part number	

#### 0x31 (0xF1): VERSION - Chip ID

Bit	Field Name	Reset	R/W	Description
7:0	VERSION[7:0]	4 (0x04)	R	Chip version number.

#### 0x32 (0xF2): FREQEST – Frequency Offset Estimate from Demodulator

Bit	Field Name	Reset	R/W	Description
7:0	FREQOFF_ES T		R	The estimated frequency offset (2's complement) of the carrier. Resolution is F <sub>XTAL</sub> /2 <sup>14</sup> (1.59 - 1.65 kHz); range is ±202 kHz to ±210 kHz, depending on XTAL frequency.  Frequency offset compensation is only supported for 2-FSK, GFSK, 4-FSK, and MSK modulation. This register will read 0 when using ASK or OOK
				modulation.

#### 0x33 (0xF3): LQI - Demodulator Estimate for Link Quality

Bit	Field Name	Reset	R/W	Description
7	CRC OK		R	The last CRC comparison matched. Cleared when entering/restarting RX mode.
6:0	LQI_EST[6:0]		R	The Link Quality Indicator estimates how easily a received signal can be demodulated. Calculated over the 64 symbols following the sync word

#### 0x34 (0xF4): RSSI - Received Signal Strength Indication

Bit	Field Name	Reset	R/W	Description
7:0	RSSI		R	Received signal strength indicator

Rev1.0 Page 90 Web: www.ljelect.com



## DATASHEET

#### 0x35 (0xF5): MARCSTATE - Main Radio Control State Machine State

Bit	Field Name	Reset	R/W	Description			
7:5			R0		No	t used	
					Main Radio C	ontrol FSM State	
				Value	State name	State (Figure 22, page 48)	
				0 (0x00)	SLEEP	SLEEP	
				1 (0x01)	IDLE	IDLE	
				2 (0x02)	XOFF	XOFF	
				3 (0x03)	VCOON_MC	MANCAL	
				4 (0x04)	REGON_MC	MANCAL	
				5 (0x05)	MANCAL	MANCAL	
				6 (0x06)	VCOON	FS_WAKEUP	
				7 (0x07)	REGON	FS_WAKEUP	
				8 (0x08)	STARTCAL	CALIBRATE	
				9 (0x09)	BWBOOST	SETTLING	
				10 (0x0A)	FS_LOCK	SETTLING	
				11 (0x0B)	IFADCON	SETTLING	
4:0	MARC_STATE[4:0]		R	12 (0x0C)	ENDCAL	CALIBRATE	
				13 (0x0D)	RX	RX	
				14 (0x0E)	RX_END	RX	
				15 (0x0F)	RX_RST	RX	
				16 (0x10)	TXRX_SWITCH	TXRX_SETTLING	
				17 (0x11)	RXFIFO_OVERFLOW	RXFIFO_OVERFLOW	
				18 (0x12)	FSTXON	FSTXON	
				19 (0x13)	TX	тх	
				20 (0x14)	TX_END	тх	
				21 (0x15)	RXTX_SWITCH	RXTX_SETTLING	
				22 (0x16)	TXFIFO_UNDERFLOW	TXFIFO_UNDERFLOW	
					setting CSn low will make	k the SLEEP or XOFF state numbers the chip enter the IDLE mode from or XOFF states.	

#### 0x36 (0xF6): WORTIME1 - High Byte of WOR Time

Bit	Field Name	Reset	R/W	Description
7:0	TIME[15:8]		R	High byte of timer value in WOR module

#### 0x37 (0xF7): WORTIME0 - Low Byte of WOR Time

Bit	Field Name	Reset	R/W	Description
7:0	TIME[7:0]		R	Low byte of timer value in WOR module

Rev1.0 Page 91 Web: www.ljelect.com



#### **DATASHEET**

#### 0x38 (0xF8): PKTSTATUS - Current GDOx Status and Packet Status

Bit	Field Name	Reset	R/W	Description
7	CRC_OK		R	The last CRC comparison matched. Cleared when entering/restarting RX mode.
6	CS		R	Carrier sense. Cleared when entering IDLE mode.
5	PQT_REACHED		R	Preamble Quality reached. If leaving RX state when this bit is set it will remain asserted until the chip re-enters RX state (MARCSTATE=0x0D). The bit will also be cleared if PQI goes below the programmed PQT value.
4	CCA		R	Channel is clear
3	SFD		R	Start of Frame Delimiter. In RX, this bit is asserted when sync word has been received and de-asserted at the end of the packet. It will also de- assert when a packet is discarded due to address or maximum length filtering or the radio enters RXFIFO_OVERFLOW state. In TX this bit will always read as 0.
2	GDO2		R	Current GDO2 value. Note: the reading gives the non-inverted value irrespective of what IOCFG2.GDO2_INV is programmed to. It is not recommended to check for PLL lock by reading PKTSTATUS[2] with GDO2_CFG=0x0A.
1			R0	Not used
0	GDO0		R	Current GDO0 value. Note: the reading gives the non-inverted value irrespective of what IOCFG0.GDO0_INV is programmed to. It is not recommended to check for PLL lock by reading PKTSTATUS[0] with GDO0_CFG=0x0A.

#### 0x39 (0xF9): VCO\_VC\_DAC - Current Setting from PLL Calibration Module

Bit	Field Name	Reset	R/W	Description
7:0	VCO_VC_DAC[7:0]		R	Status register for test only.

#### 0x3A (0xFA): TXBYTES - Underflow and Number of Bytes

Bit	Field Name	Reset	R/W	Description
7	TXFIFO_UNDERFLO W		R	
6:0	NUM_TXBYTES		R	Number of bytes in TX FIFO

#### 0x3B (0xFB): RXBYTES - Overflow and Number of Bytes

Bit	Field Name	Reset	R/W	Description
7	RXFIFO_OVERFLO		R	
6:0	NUM_RXBYTES		R	Number of bytes in RX FIFO

#### 0x3C (0xFC): RCCTRL1\_STATUS - Last RC Oscillator Calibration Result

Bit	Field Name	Reset	R/W	Description
7			R0	Not used
6:0	RCCTRL1_STATUS[ 6:0]		R	Contains the value from the last run of the RC oscillator calibration routine.  For usage description refer to Application Note AN047 [7]

Rev1.0 Page 92 Web: www.ljelect.com



# DATASHEET

#### 0x3D (0xFD): RCCTRL0\_STATUS - Last RC Oscillator Calibration Result


Bit	Field Name	Reset	R/W	Description
7			R0	Not used
6:0	RCCTRL0_STATUS[ 6:0]		R	Contains the value from the last run of the RC oscillator calibration routine.  For usage description refer to Application Note AN047 [7].

Rev1.0 Page 93 Web: www.ljelect.com

DATASHEET

# 30 Module Package Outline Drawing

Unit: mm




Rev1.0 Page 94 Web: www.ljelect.com

DATASHEET

# 31 Recommended PCB Land Pattern

Unit: mm



# 32 Tray Packaging





Figure 28. Package Outline Drawing

Note:

tray packaging, 60pcs/tray.

# 33 Ordering Information:



## 34 Module Revisions:

**Table 45 Revision History** 

Revisions	Date	Updated History
Rev1.0	April 2015	The first final release

Rev1.0 Page 96 Web: www.ljelect.com



DATASHEET

#### 35 Contact us:

LJ ELECTRONICS TECHNOLOGY LIMITED

Address: The 2nd Floor (west side), JieAn Industrial Park, The 1st Industrial Road,

TuTang Village, Chang Ping Town, Dong Guan City, Guang Dong, China

TEL: 0769-81096302 0769-81096303 FAX: 0769-81096306

E-mail: sales@ljelect.com

Http://www.ljelect.com

All Rights Reserved. LJelect reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design. The information contained within is believed to be accurate and reliable. However, LJelect does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein.